CHAPTER 9 Applications

9◀

This chapter is devoted to examples of applications of the 9900 family of components. Throughout this book many details of the 9900 family of CPU's, peripherals, microcomputer modules, software and software development system support have been discussed. However, these have been somewhat isolated general discussions and not directed to a particular application. This chapter has solutions of specific problems — from the beginning concept to the final machine code — to give you examples of how someone else has approached the problem and to help you understand the concepts behind the approach and the details of the solution.

Three applications are included. They are:

1. A SIMULATED INDUSTRIAL CONTROL APPLICATION

A 9900 microprocessor based microcomputer is used in a system simulating the control of industrial manufacturing processes. Solutions to the problems of interfacing between industrial power levels and computer logic levels, both at the input and the output, are demonstrated, as well as basic concepts of computer control.

2. A LOW-COST DATA TERMINAL

Direct comparison is made showing how the characteristics of the 9940 single chip 16bit microcomputer are used to significantly reduce the package count of an intelligent terminal designed with an 8080 8-bit processor. At the same time the performancecost ratio of the end equipment is improved.

3. A FLOPPY DISK CONTROLLER

The design of a complex system used for the control of a floppy diskette memory is described. All the details of how a 9900 family microprocessor is used to arrive at a problem solution are included.

A Simulated Industrial Control Application

94

INTRODUCTION

A simulated industrial control application

INTRODUCTION

Controlling motors, relays, solenoids, actuators; sensing limit switches, photo-electric outputs, push-button switches are real world problems encountered in controlling industrial manufacturing. This application simulates such conditions. It develops the application of a TMS9900 microprocessor (using the 990/100M microcomputer module of Chapter 3) and interconnecting hardware to automating industrial control requirements. This example includes the description of interface hardware to couple industrial power levels to and from the microcomputer system. It illustrates the use of an EIA/TTY terminal for interactive program entry and control, a line-by-line assembler for inexpensive program assembly, and the techniques of interrupt driven processing.

No motors, actuators, or solenoids are actually being controlled, but by sensing switches for logical voltage inputs and by turning lights on and off, the industrial control inputs and loads are simulated and the means demonstrated to accomplish the control.

As a logical extension of the first encounter application of Chapter 3, this application is written for "hands-on" operation to develop basic concepts and show that the 9900 family of microprocessors is ideally suited for industrial control applications. Each program step is described as the subprograms are developed and the total program is assembled into machine code.

Excitement comes from actually getting a microprocessor system doing useful things. This application is designed for that purpose. Let it demonstrate how easy it is to begin applying the 9900 family of microprocessors.

INITIAL SYSTEM SETUP WITH AN EIA TERMINAL

To begin, look at *Figures 1* and 6. The system uses the same TM990/100M-1 microcomputer module shown in *Figure 3-12* and interconnected in *Figure 3-14*. It is a complete microcomputer with 256 16-bit words of RAM, 1024 16-bit words of ROM, and interface circuits to handle parallel and serial I/O. In *Figure 3-14* it has power supplied to it through P1, the 100 pin edge connector as specified in *Figure 3-17*. P2 interconnects the TM990/301 microterminal which is being used as an input terminal for programming, editing, and debugging. The output board (*Figure 3-9*) with a 7 segment LED display is connected to the microcomputer through P4. The program (*Table 3-2*) sequenced the elements f, b, e and c of the LED display on and off, either fast or slow, depending on the position of the control switch.

Table 3-2 was "assembled-by-hand." In the examples that follow, a ROM resident "line-by-line" assembler will be used. This is a low-cost, effective way of providing machine code. However, a different terminal is required so that print out of the code can be obtained. Therefore, in this application the microterminal attached to the TM990/100M microcomputer is replaced with a keyboard terminal with EIA/TTY interconnection. Refer to *Figure 1.*

. **Q**

INITIAL SYSTEM SETUP WITH AN EIA TERMINAL



Figure 1. Picture of System Set-up

9

INITIAL SYSTEM SETUP WITH AN EIA TERMINAL

A 743 KSR terminal is chosen for this purpose. A special cable is required to interface the terminal to the microcomputer through P2. The cable connections are as follows:

| TM 990/100M-1 P2 Pin | 743 Terminal P1 Pin | Description |
|-------------------------|------------------------|---------------------|
| 1 | 9 | Protective Gnd |
| 2 | 13 | Transmit data |
| 3 | 12 | Receive data |
| 7 | 1 | Signal Gnd |
| 8 | 11 | Request to send |
| 20 | 15 | Data Terminal Ready |

If a preassembled cable is desired, a TM990/503 can be purchased for the purpose.

If the TM990/100M-1 microcomputer was used for the Chapter 3 First Encounter, power was supplied to the microterminal from the TM990/100M module by jumpers installed across the pins J13, J14 and J15 (*Figure 3-12* and *3-13*). These should now be removed; the microterminal disconnected from P2; and the 743 KSR terminal connected to P2 with the referenced cable. Connect ac power to the 743 terminal with a separate cord. Return the jumpers to the spare positions on the board J16, J17, and J18 (*Figure 3-13*). If P1 is to be wired to supply power, use *Figure 3-17* for the connections. *Figure 1* shows the 743 terminal in place instead of the microterminal. It also shows the I/O interface components that will be used for this application connected to P4. If familiar with a 743 terminal, skip the next discussion and go on to the description of the I/O interface components (5MT interface modules).

For those not familiar with the operation of a 743 terminal, reconnect the output board of *Figure 3-9* to P4 and proceed thru the following steps:

- 1. Turn on the power supplies, the -12V, +12V and +5V, in that order.
- 2. Turn on the terminal and place it "on line."
- 3. The system is now ready to receive a program.
- **4.** The terminal uses the TIBUG interactive monitor (TM990/401-1) resident on the TM990/100M-1 in the U42 and U44 sockets. It must be initialized. To do this, press the RESET toggle switch on the TM990/100M (*Figure 1*) and the character "A" or a carriage return (CR) on the terminal. The terminal responds:

TIBUG REV.A

5. The question mark is the TIBUG prompt symbol saying "what's next?" To enter code or data into memory, press the M (Memory Inspect and Change) command key followed by the address in Memory where the program or routine is to start followed by a (CR). The terminal printout looks like this:

?M FEOO (CR)

. Q

6. TIBUG responds with the address and the data located at that address such as:

FEOO = ABCD

If the data is not correct and is to be changed, type in the correct data and press either of these options:

A. (CR) to return to TIBUG

B. The space bar to increment to the next memory word location.

C. A minus (-) character to return to the previous word location.

The complete sequence is illustrated here:

| ?M FEOO (CR) | | |
|--------------|------|------------------------------|
| FEOO=ABCD | 02E0 | (Space) |
| FE02=3D04 | FF20 | (Space) |
| FEO4=FC36 | _ | (minus)* |
| FE02=FF20 | | (Space) |
| FEO4=FC36 | 0201 | (Space) |
| FEO6=0032 | | (CR) |
| Ş | | *requires pressing "NUM" key |
| | | |

- 7. After an M and the starting address FE00 and a (CR), the total program of *Table 3-2*, should be entered by entering the correct machine code at each address and then pressing the space bar. At the end of the program, exit the memory inspect and change mode by pressing (CR). The terminal responds with the familiar "?". If an error occurs, press (CR), then M and the address at which the error occurred; then repeat the input code.
- 8. Now the program is ready to run. However, the workspace pointer and the program counter may have to be set; at least the program counter, because it controls where the program starts. The register inspect and change command R is pressed. TIBUG responds with the contents of the workspace pointer. Press the space bar and TIBUG comes back with the program counter contents. Either of these can be changed in the same manner as memory.

Change the contents of the PC to the first address of the program to be run, then type a (CR) and the program is ready to be executed. The total routine looks like this:

```
?R
W=0020 (Space)
P=0846 FE00 (CR)
?
```

The program counter is now set at the starting address of the program of *Table 3-2*, FE00. Usually as the program proceeds, it will set the workspace pointer as needed; thus, no change is made to W in the above routine.

9. The Execute Command, E, runs the program: ?E

It runs until the RESET switch is pressed. After RESET, the program counter must be reset to FE00. This is done with a (CR), then R, then (Space), then FE00, then (CR), then E to start again.

The necessary details of interfacing and operating the 743 KSR have now been covered. Further information on commands may be obtained by referring to the TM990/100M user's guide. Operation with a 745 KSR acoustical terminal is possible but an EIA/ auxiliary coupler cable kit (Part #983856) must be obtained from a TI Digital Systems Division distributor.

SIMULATING CONTROL OF AN ASSEMBLY LINE

Coupling the KSR-745 terminal to the TM990/100M microcomputer provides a more interactive terminal than the 301 microterminal so that the hardware can be expanded to simulate general kinds of input and output requirements encountered in light-manufacturing assembly lines. In addition, the "assembling" of the program is made easier by using a "line-by-line" assembler, which requires an EIA compatible terminal for this interaction.

Now, obviously, the output board shown in *Figure 3-9*, which contained only simple logic level inverters and an LED display, will not be adequate to provide the reaction power levels that are required for the simulated application. Therefore, new interface modules are needed.

5MT INTERFACE MODULES

A means must be provided in the system to change input signals from push buttons, limit switches, cam switches, or transducers that are at voltage levels of 90-132 volts ac or 3 to 28 volts dc to standard TTL low-level logic signals between 0 and +5 volts.

In like fashion, means must also be provided in the hardware system to change the low-level logic output signals into power signals up to 28 volts dc or 90 to 132 volts ac. The concept is shown in *Figure 2*.

Texas Instruments supplies modules which meet these requirements. They are called the 5MT I/O modules that are part of a 5TI Control system. A simplified set of specifications for the basic modules is contained in *Table I*.

The I/O modules are solid-state devices incorporating optical coupler isolation between input and output of 1500 volts for excellent noise immunity. Internal protection is provided to guard against external voltage transients. Each module has an LED status indicator located at the low-level logic side of the module to help in set-up and troubleshooting. The I/O modules operate from 0.60° C and are designed for 100 million operations. The modules are shown in *Figure 3* with a 5MT43 mounting base which accepts 16 plug-in modules and provides all of the wiring terminals. A logic interface module which mounts on the 5MT mounting base is also shown in *Figure 3*. It provides a serial interface between the 5MT mounting base and a 5TI sequencer. It is not necessary for this application, but is very necessary if other 5TI components are interconnected in the system.



Figure 2. Input/Output Modules

| CATALOG NO. | TYPE OF | RATING | | TURN | TURN | |
|-------------|-----------|---------------------------------------|-----------------------------|-------------------|--------------------|--|
| | DEVICE | VOLTAGE CURRENT | | TIME (ms) | TIME (ms) | |
| 5MT11-A05L | AC Input | 90-132 Vac Input Voltage | 35 mA Max | 8 Typ. 8.3 Max | 12 Typ. 8.3 Max | |
| 5MT12-40AL | AC Output | 90-132 Vac Output Voltage | 3 Amps Continuous (40°C) | 4 Max | 4 Max | |
| 5MT13-D03L | DC Input | 3-28 Vdc Input Voltage | 30 mA Max | 2 Max | 2 Max | |
| 5MT14-30CL | DC Output | 10-28 Vdc Output Voltage | 1 Amp Continuous (60°C) | | | |
| 5MT43 | M U | ounting Base Holds 5 to 16 Modules | | | | |

Table 1. 5MT Module Selection Table

SIMULATING CONTROL OF AN ASSEMBLY LINE



Figure 3. I/O Modules and Mounting Base

The 5MT43 mounting base interfaces with the TM 990/100M-1 microcomputer with a cable to P4, the same 40 pin edge connector that was used for the output board of *Figure 3-9*. The cable connections and hardware required are shown in *Figure 4*. This cable may be wired from scratch or a TM 990/507 cable can be purchased for the purpose. With this cable in place (J1 to the 5MT43 base and J4 to P4 on the TM 990/100M microcomputer module), the major components will be ready to simulate the industrial application. Of course, the additional parts must be purchased:

- 1 5MT43 Mounting Base
- 2 5MT11-A05L Input Modules
- 2 5MT12-40AL Output Modules
- 2 5MT13-D03L Input Modules
- 2 5MT14-30CL Output Modules
- 1 TM990/507 Cable (or this can be fabricated as per Figure 4)

(Equivalent circuits of 5MT modules are provided in *Figure 5* in case these are to be simulated.)

▶9

SIMULATING CONTROL OF AN ASSEMBLY LINE

WIRE LIST

| J1 | J4 | SIGNAL | | | |
|--|---------|---------------------------|--|--|--|
| 1 | 10 | MODULE 5 | | | |
| 2 | 18 | MODULE 4 | | | |
| 3 | 14 | MODULE 2 | | | |
| 4 | 20 | MODULE 0 | | | |
| 5 | 24 | MODULE 7 | | | |
| 6 | 28 | MODULE 9 | | | |
| 7 | 32 | MODULE 11 | | | |
| 8 | 36 | MODULE 13 | | | |
| 9 | 40 | MODULE 15 | | | |
| 10 | 13 | GROUND 2 | | | |
| 11 | 19 | GROUND 0 | | | |
| 12 | 9 | GROUND 5 | | | |
| 13 | 23 | GROUND 7 | | | |
| 14 | 27 | GROUND 9 | | | |
| 15 | 31 | GROUND 11 | | | |
| 16 | 35 | GROUND 13 | | | |
| 17 | 39 | GROUND 15 | | | |
| 21 | 16 | MODULE 3 | | | |
| 22 | 22 | MODULE 1 | | | |
| 23 | 12 | MODULE 6 | | | |
| 24 | 26 | MODULE 8 | | | |
| 25 | 30 | MODULE 10 | | | |
| 26 | 34 | MODULE 12 | | | |
| 27 | 38 | MODULE 14 | | | |
| 28 | 15 | GROUND 3 | | | |
| 29 | 21 | GROUND 1 | | | |
| 30 | 17 | GROUND 4 | | | |
| 31 | 11 | GROUND 6 | | | |
| 32 | 25 | GROUND 8 | | | |
| 33 | 29 | GROUND 10 | | | |
| 34 | 33 | GROUND 12 | | | |
| 35 | 37 | GROUND 14 | | | |
| 36 | = 24 GA | , STRANDED FOR MODULE Vec | | | |
| $(7 - 9V_{dr}(@.6A))$ TERMINATION CAN BE #6 SPADE LUIG BANANA PLUG ETC | | | | | |

J1 37 PIN "D" TYPE CONNECTOR, FEMALE TYPE AMP 205-209-1 TRW 6 INCH DC375



Figure 4. 5MT Interface Cable

9∢

SIMULATING CONTROL OF AN ASSEMBLY LINE

A simulated industrial control application



Figure 5. Equivalent Circuits for 5MT Modules

• 9

DEMONSTRATION EXAMPLE

The industrial control example, shown in concept form in the block diagram of *Figure 6* is intended to give the reader an insight into the use of a microcomputer based system. Even though no motors, actuators, solenoids, positioning valves, etc. are actually energized, the application demonstrates the means to do it. It also uses real world control voltages in its operation. There will be three modes of operation. To add interest, the system will be programmed so that the user can select the mode of operation.

In the first mode of operation (Figure 6), the system is to be programmed to accept inputs and switch a corresponding output according to the state of the input. Switches are going to apply input industrial level dc voltages to the dc input modules and input industrial level ac voltages to the ac input modules. Output lights powered by industrial level dc and ac voltages will be activated corresponding to the state of the input signal. Such a mode of operation simulates switch closures on the assembly line requesting an output reaction.





9∢

The second mode of operation is very similar to the light sequence of Chapter 3. However, with the 5MT modules controlling either + 12Vdc light bulbs or 110Vac light bulbs, it demonstrates a different means of timed sequence control. It uses the real time clock in the TMS9901 in the microcomputer module for a much greater precision. The system is to be programmed so the time can be varied easily. There is to be an added feature in the first and second mode. The system has a routine that allows the user to choose the mode of operation by selecting a key on the keyboard.

A third mode returns the system to the TIBUG interactive monitor. In this mode, the program can be edited, debugged or added to and initial conditions can be changed.

Lets see how this can be accomplished.

THE TM990/100M MICROCOMPUTER MODULE

Figure 7 is a much more detailed block diagram of the TM990/100M microcomputer. Four areas are of particular interest:

- 1. More details on the TMS9901;
- 2. Details on the TMS9902-this device was not discussed at all in Chapter 3;
- 3. The addition of a TM990/310 module to the system to obtain I/O expansion; and
- 4. Expansion of resident RAM and ROM.

Note in particular that the TM990/100M-1 comes populated with 256 words of RAM and 1K words of ROM (which is the TIBUG EPROM resident monitor). Also note the address bus goes to the I/O interface units. Thus, I/O is selected with addresses in the same fashion as memory words. In addition, the four busses—address, control, data and CRU are available for off-board expansion. This is the way I/O expansion through the TM990/310 module is controlled. 512 words of RAM can be provided on the board. Further expansion is possible with off-board memory. Additional ROM, expandable on the board to 4K, will be used when the line-by-line assembler (LBLA) is used.

TMS9901

The TMS9901, programmable system interface, shown in *Figure 7* was previously shown in the block diagram of *Figure 3-17*. Only one portion of it was used to control output signals and detect an input signal. Now all of the functions will be examined in more detail.

•9 The block diagram of the TMS9901 in *Figure 8* will be used to identify the major functions.

SIMULATING CONTROL OF AN ASSEMBLY LINE



Figure 7. TM 990/100M Block Diagram

9.

First of all, since the TMS9901 is a programmable systems interface, as shown in *Figure* 7, it is designed to handle parallel input and output signals. The input signals are either data inputs or special signals called interrupts. Interrupts are special signals because they interrupt the main program routine of the microcomputer and ask for service from the microcomputer to do some selected priority subroutine or subprogram. In *Figure 8*, the data output paths and input paths and the interrupt paths are identified. The 22 pins are programmable and divide into three groups as follows:

| GROUP | NAME | IN | OUT | INT | COMMENT |
|-------|-------------------------|----|-----|-----|------------------------------------|
| 1. | ĪNT 1 | Х | | х | Principally inputs but may be used |
| | INT 2 | Х | | Х | as interrupts |
| | INT 3 | Х | | Х | |
| | INT 4 | Х | | Х | |
| | INT 5 | Х | | Х | |
| | INT 6 | Х | | Х | |
| 2. | INT 7/P15 | Х | Х | Х | Fully programmable as inputs, |
| | INT 8/P14 | Х | Х | Х | outputs or interrupts |
| | INT 9/P13 | х | Х | Х | 1 (|
| | INT 10/P12 | х | Х | X | |
| | INT 11/P11 | Х | Х | Х | |
| | \overline{INT} 12/P10 | Х | Х | х | • |
| | <u>INT</u> 13/P9 | X | X | x | |
| | \overline{INT} 14/P8 | Х | Х | х | |
| | INT 15/P7 | x | X | X | |
| 3. | P6 | x | X | | Programmable as inputs or outputs. |
| | P5 | X | X | | 8 |
| | P4 | X | x | | |
| | P3 | x | x | | |
| | P2 | x | x | | |
| | P1 | x | x | | |
| | PO | X | X | | |

Table 1. Programmable Pin Functions

In addition to the input/output function, the TMS9901 also has incorporated a clock function. This was identified in *Figure 8*, but is further detailed in *Figure 9*. This real time clock will be used in this application as an interval timer for the Mode 2 light sequence. To provide this function, the clock register is loaded with a value, (just like in Chapter 3); however, now the register automatically decrements after it is loaded. When it has decremented to zero, an interrupt signal is sent out to be processed by the interrupt path of the TMS9901. It won't be used for this application, but an elapsed time counter can be implemented by reading the value of the clock read register (*Figure 9*) periodically to determine how much time has elapsed from an established start.

9

A simulated industrial control application

SIMULATING CONTROL OF AN ASSEMBLY LINE









9◀

INTERFACE WITH THE 9900

It is important to understand the communications channels between the TMS 9901 and the 9900 microprocessor in the microcomputer. Basic concepts need to developed to understand how the algorithm for this application is programmed.

The communications channels are shown in *Figure 10*. They are presented in somewhat different form than shown previously in Chapter 3.

The main data link between the 9900 and the 9901 and subsequent inputs and outputs is via a serial data link. The line CRUIN transfers data from the 9901 to the 9900 in serial format. Again in serial format, the line CRUOUT transfers data from the 9900 to the 9901. The transfer of data out is synchronized by the signal CRUCLK, which comes from the 9900 and specifies that data is valid on the CRUOUT line. Remember that CRU means Communications Register Unit.

In order to manipulate data from the CRU to and from the inputs and outputs and the real time clock of the 9901, five CRU instructions are included in the instruction set. They are:

| 1. | SBO | Set bit to one |
|----|------|--------------------|
| 2. | SBZ | Set bit to zero |
| 3. | ТВ | Test bit |
| 4. | LDCR | Load CRU Register |
| 5. | STCR | Store CRU Register |

In Chapter 3, it was demonstrated how individual bits could be selected and set to a "1" or a "0" by using the SBO and SBZ instructions. If this hasn't been reviewed, it would be helpful to do so.

Not only can individual bits be manipulated, but data can also be transferred in blocks of from one to 16 bits. The multiple bit instructions LDCR, "Load CRU Register", and STCR, "Store CRU Register", are used for this purpose. Since this application requires the use of these multiple-bit instructions, further time will be spent explaining them in more detail.

Basic Concepts

Figure 11 summarizes the basic concept of the programmable input-output capability of the 9900 family. In this example, a microcomputer, the TM990/100M, which contains a 9901, and a TM990/310 module, which contains 3 additional 9901's are used. Such an arrangement expands the I/O capabilities by 48 inputs or outputs.

Industrial control applications like the one that is being simulated normally require many inputs and outputs. Much more capability is available because I/O could be expanded to 4096 ports by adding more units and continuing the example of *Figure 11*.



Figure 10. TMS 9900-TMS 9901 Interface

As shown, the data moves over CRUIN and CRUOUT in a serial format from the 9900 to the 9901, or vice versa. When the instruction LDCR is used, the data is flowing from the 9900 to the 9901 over CRUOUT. The first bit to arrive serially (the least significant bit) is latched in the zero bit position of the 9901 determined by the CRU select bit, subsequent bits that arrive are then placed in bits, 1, 2, 3-12, 13, 14, 15 at each CRUCLK pulse. Such is the case if 16-bits are being processed. Any number of bits from 1 to 16 may be processed at the user's discretion. When flowing out on CRUOUT, the transfer rate is determined by CRUCLK. When flowing in on CRUIN, the 9900 microprocessor transfers the data present on the inputs during ϕ_1 of clock cycle 2 of the machine cycles.

What determines where the bit position starts? The select bits on S_0 - S_4 in the 9901 (*Figure 10* and 11) are distributed as A_{10} thru A_{14} from the 9900. Since this address is distributed to each 9901 shown, and since CRUOUT goes to each 9901, the data out would tend to be latched in each 9901. This is prevented by the chip enable (CE) signal. The only CE that is active low is the one decoded from the corresponding base address for the correct 9901. Bits A_0 thru A_9 provide the additional address information. For example, if in *Figure 11* the 9901 on the TM990/100M board is to be used for the I/O, then hardware base address 0080₁₆ is used. If the second 9901 on the TM990/310 module is used, the hardware base address is 0140₁₆.

9.

SIMULATING CONTROL OF AN ASSEMBLY LINE

A simulated industrial control application





9

In *Figure 3-23*, for the single bit instructions SBO, SBZ, and TB, the effective CRU bit address is obtained by adding a signed displacement to the 9901 base address. For the multiple bit instructions, the effective CRU bit address is computed in the same way; however, the base address is the address of the first bit. From there, the address is incremented by the number of multiple bits to be transferred. The LDCR instruction format contains a C field which specifies the number of multiple bits to be transferred. For example:

LDCR R1,9

would instruct the microcomputer to send out (output) the 9 least significant bits of register R1. The 9 would be in the C field of the instruction format. Before the LDCR instruction in the program, there is an instruction that loaded the software base address of the particular 9901 to be used into the correct workspace register 12. Recall that WR12 is the register where the software base address is always located for a CRU instruction. This will become clearer as a specific example is discussed later. What is important is that the software base address for the 9901 must be loaded into workspace register 12. However, this is not completely straightforward. For example, if the 9901 on the TM990/100M microcomputer is to be addressed with a LDCR or STCR instruction, the 0080_{16} hardware base address must be displaced to the software base address 0100_{16} when it is loaded into WR12. This is necessary because bit 15 of WR12 is not used in the calculation of the effective CRU bit address. The concept, described in *Figure 3-23*, is shown again in *Figure 12*.

It is probably obvious that the STCR instruction operates in the reverse of the LDCR. The data from the input pins on the selected 9901 is incremented bit by bit and sent to the CRU in the 9900 over CRUIN. The final result of a STCR instruction is that the 9900 processor stores the input data in RAM in a specified location called out in the instruction. In like fashion, when LDCR is used the data transferred to the output is obtained from a RAM location called out in the instruction. This is a distinct advantage in that it need not be a register. The specifics on the data transfers are shown in *Figure 13*.



Figure 12. 9901 Base Address



Figure 13. LDCR / STCR Data Transfers

Interrupts

Another form of input is the special one called interrupt, so named because it asks the microcomputer to interrupt the program routine presently in process.

In *Figure 8*, it was pointed out that there are only certain lines on which an interrupt is accepted. Group 1 of the 9901 pins may be used for 6 interrupts. Up to 15 interrupt signals can be programmed by using Group 2 pins.

What value do interrupts have? First, they allow external events to interrupt the current program so that the program can provide service to an external device. In so doing certain pieces of data must be saved in order to return to the same point in the program that was interrupted. This allows the program to continue correctly after the interrupt has been serviced. Secondly, interrupts provide quick response. Third, they provide a priority to be established for time critical events. Certain interrupts are more important than others. The user decides the priority. To set up priorities for interrupt signals, a means is provided to honor the priority established. In the 9900 system family, this is called enabling a valid interrupt through a "masking" of interrupts.

▶9 inter

Masking means to enable or disable. *Figure 14* shows that the TM990/100M microcomputer module has two levels of masking. One mask must be enabled to pass the interrupt signals through the 9901 and another must be enabled at the 9900 microprocessor. The value in bits 12, 13, 14 and 15 of the status register set the priority level of the interrupt mask in the 9900. Any interrupt equal to or higher than the priority level is enabled and allowed to interrupt the microcomputer.

Masking

Figure 15 is a block diagram of the 9901 control logic illustrating how the masking is accomplished. In order to enable an interrupt, MASK must equal 1 for the particular interrupt pin. When several interrupts are present at the same time, the control logic encodes the enabled interrupt inputs and sends to the 9900 microprocessor a code that represents the highest level of interrupt that has been enabled. INT 1 is the highest level, INT 2 is next and so on down to 15. In addition, an INTREQ active low signal is also sent to the 9900. The code sent on lines IC0 through IC3 is shown in *Table 2*. Level zero is used by RESET and will be covered later.



Figure 14. Interrupt Masking

Q.

SIMULATING CONTROL OF AN ASSEMBLY LINE

A simulated industrial control

application



Figure 15. Interrupt Control Logic

The code on IC0 thru IC3 is compared to the status bits ST12, 13, 14 and 15 in the status register of the 9900. The priority level loaded into the interrupt mask of the 9900 enables that level and all higher priority levels as well. If the interrupt level set up in ST12, 13, 14 and 15 is higher than the interrupt level received, the interrupt is not enabled. If the interrupt received is higher in level than the priority level, then the interrupt is enabled and all higher level interrupts as well. This is shown in *Figure 16*.

9

The code on IC0-IC3 is as follows:

| INTERRUPT/STATE | PRIORITY | IC0 | IC1 | IC2 | IC3 | ĪNTREQ |
|-----------------|-------------|-----|-----|-----|-----|--------|
| INT 1 | 1 (HIGHEST) | 0 | 0 | 0 | 1 | 0 |
| INT 2 | 2 | 0 | 0 | 1 | 0 | 0 |
| INT 3/CLOCK | 3 | 0 | 0 | 1 | 1 | 0 |
| INT 4 | 4 | 0 | 1 | 0 | 0 | 0 |
| INT 5 | 5 | 0 | 1 | 0 | 1 | 0 |
| INT 6 | 6 | 0 | 1 | 1 | 0 | 0 |
| INT 7 | 7 | 0 | 1 | 1 | 1 | 0 |
| INT 8 | 8 | 1 | 0 | 0 | 0 | 0 |
| INT 9 | 9 | 1 | 0 | 0 | 1 | 0 |
| INT 10 | 10 | 1 | 0 | 1 | 0 | 0 |
| INT 11 | 11 | 1 | 0 | 1 | 1 | 0 |
| INT 12 | 12 | 1 | 1 | 0 | 0 | 0 |
| INT 13 | 13 | 1 | 1 | 0 | 1 | 0 |
| INT 14 | 14 | 1 | 1 | 1 | 0 | 0 |
| INT 15 | 15 (LOWEST) | 1 | 1 | 1 | 1 | 0 |
| NOINTERRUPT | | 1 | 1 | 1 | 1 | 1 |

Table 2. Interrupt Code Generation

► The output signals will remain valid until the corresponding interrupt input is removed, or an interrupt service routine disables (MASK = 0), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, all CPU interface lines (INTREQ, ICO-IC3) are held high.



Figure 16. Interrupt Mask at 9900

9∢

Remember to enable an interrupt, say \overline{INT} 1, a "1" must be placed in the latch (MASK = 1) for the CRU bit (pin) associated with that interrupt. Likewise, to disable an interrupt, a "0" must be placed in the latch (MASK = 0) associated with the pin receiving the particular interrupt.

To mask any of the interrupts from 1 through 15, the 9901 must be in the interrupt mode. The zero select bit of the 9901 is the control bit for this. As shown in *Figure 23*, if this control bit is a zero, the 9901 is in the interrupt mode. If it is a "1", the 9901 is in the clock mode.

Enabling or disabling the mask in the 9901 for the interrupts may be accomplished by individual bit instructions SBO and SBZ or by a multiple bit LDCR instruction.

All masks can be disabled simultaneously by performing a hardware ($\overline{\text{RESET}}$) or software ($\overline{\text{RST}}$ 2) reset.

Signals appearing on the inputs to the 9901 will be accepted as interrupt signals by the 9901 if the masks are enabled. The priority code for the highest priority level interrupt simultaneously received will be sent to the 9900 via the code lines, ICO-IC3, as well as the signal INTREQ. If the interrupt mask in the 9900 has the level enabled, the interrupt is accepted and serviced.

Saving Items on Interrupt

When an interrupt occurs, data pertinent to the "state of the machine" must be saved. This provides a return to the interrupted program so that the program can continue to execute properly. For example, when an interrupt occurs, the CPU suspends its current program routine to do the subroutine called for by the interrupt. How does it do this? As any program executes, the "state of the machine" at any time is determined by the value in the program counter, the value in the workspace pointer, the value in the status register, and the contents of the registers in the workspace register file. Each of these is saved through a "context switch" when an interrupt occurs. Full details are available in Chapter 4. A brief summary will be covered here for convenience.

▶9

Interrupt Vectors - Context Switching

To execute an interrupt, here's what happens. There are special places in memory reserved for the address that contains a new workspace pointer for a given interrupt. In addition, in the next word following there is a new program counter value. These special places in memory are called interrupt vector traps and the two addresses — one for workspace and the other for the program counter — have the name "interrupt vector."

Figure 17 illustrated the process. A valid interrupt is received and its level points to its vector. The vector contains a new workspace pointer and a new program counter value. The program shifts and points to the new workspace. In the new workspace, the microprocessor stores the old workspace pointer in R13, the old program counter in R14 and the old status register in R15. These old contents are always put in the same place in the new workspace — R13, R14 and R15.

After all this occurs, the program counter with its new value executes the interrupt subroutine. The last instruction in this subroutine, RTWP, is an instruction to return to the interrupted routine. RTWP — "Return with Workspace Pointer" — returns to the interrupted routine by loading the contents of R13 into the workspace pointer $(R13 \rightarrow WP)$, R14 into the program counter $(R14 \rightarrow PC)$, and R15 into the status register $(R15 \rightarrow ST)$ and then executes the instruction pointed to by the program counter. In so doing, the system has returned to the interrupted program at the point of interruption and begins execution using the old workspace. This is illustrated in *Figure 18*.

Note: When the interrupt priority level comes into the 9900 and the interrupt is enabled, a number one less than the interrupt level received is placed in the interrupt mask in the status register as shown in *Figure 16* to prevent lower level interrupts from occurring during the servicing of the present interrupt. If a higher priority interrupt occurs, a second interrupt context switch takes place after at least one instruction is executed for the first interrupt routine. This means that an interrupt service routine may begin with a LIMI instruction which can load an interrupt mask in the 9900 which disables other interrupts. Completion of the second interrupt passes control back to the first interrupt using the RTWP instruction.

9∢







Figure 18. Interrupt Context Switch Returning to Interrupted Program

• 9

Memory Map and Interrupt Vectors

In *Figure 19*, the memory map of the TM990/100M microcomputer module is shown. Note that the first words of memory from hexadecimal addresses 0000_{16} to $07FE_{16}$ are dedicated memory. Addresses 0000_{16} to $003E_{16}$ are reserved for the 16 interrupt transfer vectors. These are detailed further in Figure 20. Each interrupt vector has two words of memory – one for the workspace pointer, one for the program counter.

There are two interrupt vectors, \overline{INT} 3 and \overline{INT} 4 that will be of particular interest for they have important use in the program for this application.

Notice that interrupt 0 in *Figure 20* is used for **RESET** and that values have already been placed in the vector locations for interrupt 3 and interrupt 4.

When an \overline{INT} 3 level is received, it points to the interrupt 3 vector. The context switch occurs and at $000C_{16}$ it obtains the value FF68₁₆ for the workspace pointer and at $000E_{16}$ the value FF88₁₆ for the program counter. The context switch operations store the old context registers in the new workspace pointed to by FF68₁₆. Then the interrupt service routine begins by executing the instruction pointed to by FF88₁₆ location, the instruction pointed to by FF88₁₆ location, the instruction pointed to by FF88₁₆ and FF8A₁₆ must branch to another section of memory where the remaining interrupt service routine is located.

A similar sequence of events occurs when an \overline{INT} 4 level interrupt signal is received, except that the workspace pointer value is $FF8C_{16}$ and the program counter value is $FFAC_{16}$.

The remaining interrupt vectors do not have values. These would be programmed into EPROM locations by the user as the need arises.

For the interrupt 3 and 4 service routines, 16-word workspaces are provided, pointed to by $FF68_{16}$ and $FF8C_{16}$. These are reserved and must be noted by the programmer.

The microcomputer must always start from initial conditions. These are usually started by a reset. The vector space required for the initial value of the workspace pointer and the program counter resides in the reserved memory spaces 0000_{16} for WP and 0002_{16} for PC, as shown in *Figure 20*. The 16 interrupt vectors at 0000_{16} to $003E_{16}$ are in read only memory and cannot be changed unless the read only memory is reprogrammed.

As the extended application program is written, it must be remembered that the TIBUG monitor needs workspaces. The space from FFB_{16} to $FFFB_{16}$ is reserved for this purpose. This is noted because this space cannot be used for data or program memory in the application.

SIMULATING CONTROL OF AN ASSEMBLY LINE

000E

0010

0012

003C

003E

FF88

FF8C

FFAC

.

WP

PC

A simulated industrial control application



INTERRUPT 3 VECTORS

INTERRUPT 4 VECTORS

INTERRUPT 15 VECTORS



•9

Extended Operations (XOP's)

Refer to *Figure 19* which shows the read-only memory space reserved for software interrupt vectors. Memory words from 0040_{16} to $007E_{16}$ are XOP vectors. As with interrupts, each XOP vector has a word containing a workspace pointer value and a next word containing a program counter value.

XOP instructions point to XOP vectors which point to new workspace pointer and program counter values in a similar way to what was just described for interrupts.

An instruction calling for an XOP (extended operation) is a means of switching from the main program to a subroutine. It has a special calling sequence and it functions as though the routine were a single instruction added to the 9900 set of operation codes, hence the name "extended operation".

For example, the TIBUG monitor in the microcomputer contains seven XOP routines that perform input/output functions with the terminal. These are as follows:

XOP Description

- 8 Write one hexadecimal character to terminal
- 9 Read hexadecimal word from terminal
- 10 Write 4 hexadecimal characters to terminal
- 11 Echo character
- 12 Write one character to terminal
- 13 Read one character from terminal
- 14 Write message to terminal

Two of these XOPs are used in the extended application example. XOP 11 is used to read a character from the terminal and at the same time print it at the terminal. XOP 14 is used to print out instructions to explain how the program operates. Some of these XOPs call other XOPs. Further detail on XOPs can be obtained in Chapter 5 and 6.

Printing a Message

A message at the beginning of the program which will be developed for this application tells the user to select the mode of operation. XOP 14 is used to write the message. The instruction

XOP @MSG1,14

is used. XOP 14 identifies that the subtask is "Write message to terminal". A context switch takes place. The vector at location 14 of the reserved XOP vector memory space provides the WP and the PC values. The PC value provides the first subtask instruction and the subroutine continues until the subtask is complete and the program returns to the main program.

9∢

A simulated industrial control application

Suppose the message identified with the label MSG1 is "THIS IS A SAMPLE." Its coding would look like the following:

| | ADDRESS | | MESSAGE | | |
|-------------|---------|----------------------|---------------------|------------------------------------|----------|
| 0 | MSG1 | 5448 | \$THIS IS A SAMPLE. | А | 41 |
| 1 | | 1953 | | Е H | 45 48 |
| | | 4000 | | 1 | 49 |
| 2 | | 2049 | | L M | 4C 40 |
| З | | 5320 | | P | 50 |
| 4 | | 4120 | | S T | 53 54 |
| 5 | | 5341 | | | |
| 6 7 8 | | 4D50 4C45 2E20 | | SPACE (SP) LINE FEED (LF) | 20 0A |
| 9 10 | | | +>0D0A +>0000 | CARRIAGE RETURN (CR) • (PERIDD) | 0D 2E |

Note that line 9 contains a carriage return and a line feed and has the code 0D0A. The message beginning at location MSG1 is preceded by a dollar sign and terminated with a byte containing all binary zeroes. The + > 0D0A is a code recognized by the line-by-line assembler that is loaded directly into memory. It is initiated by typing the (+) before the desired number. The dollar sign indicates that a comment is being entered. Such XOPs are very useful in calling subroutines prepared to accomplish specific terminal functions.

Selecting a Mode

XOP 11 will be used to make the choice of the mode of operation. ECHO CHARACTER means that whatever key is pressed on the terminal will be read into a designated workspace register and then sent back from the register and printed on the terminal.

The one instruction,

XOP R5,11

9 accomplishes this. If a key is pressed, the terminal reads the character, places it in workspace register 5 and then prints the character on the terminal. The XOP subroutine was provided by the TIBUG monitor but it all was accomplished with one instruction — thus, the "extended operation."

TMS9902

The TMS9902, asynchronous communications controller provides an interface between the EIA terminal (serial asynchronous communications channel) and the 9900 in the TM990/100M microcomputer module. The block diagram of the microcomputer was shown in *Figure 7*. A simplified one is shown in *Figure 21a*. Note that the interface to the CPU (TMS9900) is the same as for the 9901. Note also the line INT 4 going from the 9902 to the 9901; this interrupt line will be important in this application.

All of the discussion that pertained to the 9901 and the addressing of the I/O bits also applies to the 9902. It has the same address bits $A_{10}-A_{14}$ used for addressing the CRU bits inside the 9902 through S_0-S_4 . It has the same CRU control bus signals for communication over the CRU serial data link.

A base address and \overline{CE} select the 9902 over other I/O units that might be available in the system (in this case, only 9901s are present). The hardware base address 0040_{16} identifies the 9902 contained in the microcomputer. The software base address of 0080_{16} is loaded into WR12. This is added to the appropriate displacement to arrive at the effective CRU bit address desired as described for the 9901.

In this extended application, pressing a key on the terminal while the system is in mode 1 or mode 2 will switch the system back to the command mode. The user then selects a new mode of operation. This is a common way to use a terminal and the 9902 must be programmed to accomplish it. The arrangement is as shown in *Figure 21a*.

First, the 9902 must recognize that a character has been generated by the terminal and received by the 9902. Second, the output signal line \overline{INT} from the 9902 must be enabled so it can pass the signal to the 9901 input \overline{INT} 4. Since the 9901 receives this signal as an interrupt, then interrupt masks at the 9901 and the 9900 must be enabled. With these steps accomplished, the main program of the processor is interrupted and the operation mode is shifted.

Figure 21b shows that \overline{INT} will be active in the receive mode if RBRL = 1 and RIENB = 1. RBRL will be a "1" when the Receive Buffer Register has received a character and stored it. This happens when a key is pressed. The 9902 is enabled by making RIENB (Receiver Interrupt Enable) a "1". Figure 22 identifies that CRU bit 18 must be made a "1" to make RIENB = 1. A CRU SBO instruction with a displacement of 18 will set CRU bit 18 to a "1" if the software base address has previously been loaded in WR12.

Since INT4 is the desired interrupt level, it is enabled in the 9900 by placing this level in its interrupt mask. This is accomplished with an instruction LIMI 4 which loads the value 4 into the status register.

9.

| TMS9902 | A simulated industrial control |
|---------|-----------------------------------|
| | application |

With the $\overline{INT4}$ enabled at the 9901 by placing a "1" in the CRU bit mask corresponding to the input for $\overline{INT4}$, the 9901 sends the interrupt code to the 9900 over IC0-IC3 when the \overline{INT} signal is received from the 9902. Since $\overline{INT4}$ is enabled in the 9900, the signal path is complete and the operating mode shifts.

 $\overline{\text{INT}4}$ executes a context switch and finds its new workspace pointer is FF8C₁₆ and its new PC is FFAC₁₆.

In all the discussion, only the enabling of interrupts has been covered. It must be stressed that similar instructions in many cases must be included in the programming to disable an interrupt once it has been enabled.



Figure 21a. Simplified Block Diagram Showing TMS 9902 Interface



.9

PROGRAMMING THE 9901 I/O

| ADDRESS ₂ | ADDRESS | NIABAT | DESCRIPTION |
|----------------------|-----------|--------|---|
| SO S1 S2 S3 S4 | ADDRESS10 | NAME | DESCRIPTION |
| 1 1 1 1 1 | 31 | RESET | Reset device. |
| | 30-22 |] | Not used. |
| 1 0 1 0 1 | 21 | DSCENB | Data Set Status Change Interrupt Enable. |
| 1 0 1 0 0 | 20 | TIMENB | Timer Interrupt Enable |
| 10011 | 19 | XBIENB | Transmitter Interrupt Enable |
| 10010 | 18 | RIENB | Receiver Interrupt Enable |
| 1 0 0 0 1 | 17 | BRKON | Break On |
| 10000 | 16 | RTSON | Request to Send On |
| 0 1 1 1 1 | 15 | TSTMD | Test Mode |
| 0 1 1 1 0 | 14 | LDCTRL | Load Control Register |
| 0 1 1 0 1 | 13 | LDIR | Load Interval Register |
| 0 1 1 0 0 | 12 | LRDR | Load Receiver Data Rate Register |
| 0 1 0 1 1 | 11 | LXDR | Load Transmit Data Rate Register |
| | 10-0 | | Control, Interval, Receive Data Rate, Transmit Data Rate, |
| | | | and Transmit Buffer Registers |

Figure 22. TMS 9902 ACC Output Bit Address Assignments

PROGRAMMING THE 9901 I/O

The discussion, previously quite general, now gets more specific, focusing on how the program will have to be written to satisfy the requirements of the application. Since all input and output signals must go through the 9901, let's begin there. Refer to *Figure 23*.

Note that there are multiple functions for the pins on the 9901. The pins are referenced to establish the link between Group 1, Group 2 and Group 3 which were mentioned previously in the text. Note that all the functions are referenced to a select bit number from 0 to 31. Select bit zero is addressed when the 9901 base address is called. For example, the instruction:

SBO 0

addresses select bit zero in the 9901 and will set this bit, called the control bit, to a "1". Because it was bit zero, there was no additional displacement value added to the base address. However, as was done in Chapter 3, 10_{16} will be added to the 9901 hardware base address in the microcomputer when P₀ thru P₁₅ are being used as data inputs and data outputs. This makes the base address point to select bit 16 as indicated in *Figure 23*. It makes the assignment of I/O bit 0 correspond to P₀, bit 1 to P₁, bit 2 to P₂, etc.

Figure 23 shows how select bit zero, the control bit, controls the mode of the 9901. When it is a "0", the 9901 is in the interrupt mode; when it is a "1", the 9901 is in the clock mode. The 9901 must be in the interrupt mode to mask interrupt inputs; it must be in the clock mode to use the internal clock.

PROGRAMMING THE 9901 I/O

A simulated industrial control application

| NOTES | SELECT BIT | S0 S1 S2 S3 S4 | PIN NO. | PIN FUNCTION WHEN BEING READ BY A CRU INSTRUCTION | | PIN FUNCTION WHEN BEING SET OR "WRITTEN TO" BY A CRU INSTRUCTION | |
|--------------------------|---|--|--|---|--|--|--|
| 9901 | MODE | | | INTERRUPT | CLOCK | INTERRUPT | CLOCK |
| Base Address | 0 (control bit) | 00000 | | 0 | 1 | 0 | 1 |
| I/O Ports→ Address | $ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \\ \end{array} $ | $\begin{array}{c} 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1$ | 17 18 9 8 7 6 *34 *33 *32 *31 *30 *29 *28 *27 *23 38 37 26 22 21 20 19 *23 *27 *28 *27 *23 38 37 26 22 21 20 19 *23 *27 *28 *27 *30 *31 *30 *37 *38 37 26 22 21 20 19 *33 *33 *33 *33 *33 *34 *33 *36 22 21 20 19 *33 *33 *33 *33 *33 *34 *33 *36 22 21 20 19 *33 *33 *33 *33 *33 *34 *37 26 27 *28 *37 26 27 *28 *37 26 27 *30 *37 26 27 *30 *37 *29 *38 *37 26 27 *30 *37 *38 *37 *29 *38 *37 *38 *37 *30 *37 *38 *37 *30 *37 *30 *37 *38 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *37 *30 *33 *33 *33 *33 *33 *33 *33 | INT 1 INT 2 INT 3 INT 4 INT 5 INT 6 INT 7 INT 8 INT 9 INT 10 INT 11 INT 12 INT 13 INT 14 INT 15 PO INPUT P1 INPUT P3 INPUT P4 INPUT P5 INPUT P6 INPUT P10 INPUT P11 INPUT P13 INPUT P14 INPUT P15 INPUT P15 INPUT | CLK 1 CLK 2 CLK 3 CLK 4 CLK 5 CLK 6 CLK 7 CLK 8 CLK 9 CLK 10 CLK 11 CLK 12 CLK 13 CLK 14 ΔINTREQ | MASK 1 MASK 2 MASK 3 MASK 3 MASK 4 MASK 5 MASK 6 MASK 7 MASK 6 MASK 7 MASK 8 MASK 9 MASK 10 MASK 11 MASK 12 MASK 11 MASK 12 MASK 13 MASK 14 MASK 15 P0 OUTPUT P1 OUTPUT P3 OUTPUT P4 OUTPUT P5 OUTPUT P10 OUTPUT P10 OUTPUT P13 OUTPUT P14 OUTPUT P15 OUTPUT P15 OUTPUT P15 OUTPUT | CLK 1 CLK 2 CLK 3 CLK 4 CLK 5 CLK 6 CLK 7 CLK 8 CLK 9 CLK 10 CLK 11 CLK 12 CLK 13 CLK 14 RST 2 |

*COMMON

ΔINVERTED FROM INTREQ

Figure 23. 9901 Select Bit Assignments

▶9
PROGRAMMING THE 9901 I/O

INTERRUPT MODE

Select bit outputs 1 through 15 become MASK bits 1 through 15 when writing to these bits to enable (MASK = 1) or disable (MASK = 0) interrupts. Enabled interrupts received on the inputs will be decoded by the prioritizer and encoder of *Figure 15*.

CLOCK MODE

To set or read the self-contained clock, the 9901 must be in the clock mode. Using the CRU, the clock is set to a total count by writing a value to select bits 1 through 14.

Reading the clock is accomplished by a CRU instruction to read select bits 1 through 14. Another read instruction without switching the 9901 out of the clock mode will read the same value.

The clock is reset by writing a zero value to the clock or by a system reset.

In the clock mode, select bits 1 through 14 become CLK bits 1 through 14.

DATA INPUTS AND OUTPUTS

Select bits 16 through 31 are used for data inputs and outputs. All I/O pins are set to the input mode by a reset. To set a select bit as an output, just write data to that pin.
The data will be latched and can be read with a CRU read instruction without affecting the data. Once an I/O port is programmed to be an output, it can only be programmed as an input by a hardware or software reset. This can be done two ways.

- 1. Receiving a hardware reset, **RESET**. (Operating the **RESET** switch on the microcomputer.)
- 2. Writing a "0" to select bit 15 of the 9901 while in the clock mode will cause a software RST2 and force all I/O ports to the input mode.

The status of the 9901 can be evaluated by checking (reading) the control bit. Testing select bit 15 in the interrupt mode can indicate if an interrupt has been received. If one has, INTREQ will be high because INTREQ is low.

After a hardware RESET, or a software reset RST2, all interrupts INT1 through INT15 are disabled, all I/O ports will be in the input mode, the code on ICO-IC3 will be 0000, INTREQ will be high and the 9901 will be in the interrupt mode.

EXAMPLES OF PROGRAMMING

Setting the Control Bit

If the interrupt and clock modes of the 9901 are to be controlled, load the base address in WR12 (100_{16} for 9901 on microcomputer board) and set select bit zero to the respective value:

| LI R12,>100 | LOADS>100 INTO WR12 |
|-------------|------------------------|
| SBZ 0 | 9901 TO INTERRUPT MODE |
| SBO 0 | 9901 TD CLOCK MODE |

Enabling or Disabling Interrupt Level

Interrupt levels are enabled or disabled by setting the MASK to a "1" or a "0" value, respectively. As an example, after a reset, the 9901 would be in the interrupt mode. Now interrupts 2, 5, 6 and 8 are to be enabled. The instruction:

LDCR R2,9

will do this as shown in *Figure 24*. The contents of workspace register 2, 0164_{16} from bit 15 thru 7 are read into select bits 0 thru 8 to enable interrupt levels 2, 5, 6 and 8. Of course, WR12 had to be loaded with the software base address using a

LI R12,>100

instruction, as an example, and WR2 would have been loaded in a similar fashion.

In like fashion, the same levels could be disabled by writing "0" to bits 2, 5, 6 and 8 with an LDCR instruction, or programming a software $\overline{RST2}$, or by using the single bit CRU instructions.



Figure 24. Enabling Interrupt Levels 2, 5, 6 and 8 with an LDCR Instruction

▶9

For example,

SBZ 2 SBZ 5 SBZ 6 SBZ 8

would set each bit to a "0". Previously WR12 was set to 0100_{16} to reference the 9901 on the microcomputer module.

Setting the Output Bits

Similar single bit or LDCR CRU instructions can be used to set the output bits.

LDCR R2, 0 would read out the value of WR2 to the output pins P_0 through P_{15} (the 0 in the LDCR R2, 0 means all 16 bits will be written to the output). WR12 has previously been loaded with 0120_{16} . This is shown in *Figure 25*.

A routine of loading 9901 I/O INPUTS and storing 9901 I/O OUTPUTS with a 743 KSR terminal would look like the following, after pressing the RESET toggle switch on the microcomputer module and a carriage return on the terminal:

| TIBUG REV A ?M FEOO (CR) | | | | |
|-----------------------------------|------------------------|--------------------|------------------------|---|
| ADDRESS FEOO=XXXX FEO2=XXXX | 0P COI 02E0 FF20 | DE (SP) (SP) | MNEMONIC LWPI >FF20 | COMMENT ;WP=>FF20 |
| FEO4=XXXX | 050C | (SP) | LI R12,>120 | ;9901 SOFTWARE BASE ADDRESS = >120 |
| FEO6=XXXX | 0120 | (SP) | | |
| FEO8=XXXX FEOA=XXXX | 0200 F0F0 | (SP) (SP) | LI RO,>FOFO | ;CRU DATA |
| FEOC=XXXX | 3000 | (SP) | LDCR RO,O | LOAD 9901 1/0 PORTS WITH BO |
| FEOE=XXXX | 3400 | (SP) | STCR RO,O | STDRE 9901 I/O PORTS IN BO |
| FE10=XXXX FE12=XXXX | 0460 0080 | (SP) (CR) | B @>80 | RETURN TO TIBUG |

The XXXX shown are don't care contents at the respective memory addresses which are changed as the op codes are entered. (SP) is a space bar command and (CR) is a carriage return.



Figure 25. Output From WR 2 with LDCR Instruction

PROGRAMMING THE 9901 CLOCK

In *Figure 9*, the clock function of the 9901 was described. The clock register must be loaded with a value to set its total count and enable the clock. When the register is decremented to zero, it generates a level 3 interrupt (INT 3) as the elapsed time signal.

Access is gained to the clock by setting select bit zero to a "1" which puts the 9901 in the clock mode. All select bits 1 thru 15 are then in the clock mode and become the access for setting the clock count. CLK bit 15 is used for software reset. Therefore, the clock count is set by the value on select bits 1 through 14. An example is shown in *Figure 26*. The maximum value that can be loaded into 14 bits (all ones) would be 16,383. The rate at which the clock decrements the value is $f(\phi)/64$. If f is 3 MHz, then the rate is approximately 46,875 Hz. The time interval is equal to the value in the clock register times 1/46,875. With the maximum value, the maximum interval is 349 milliseconds.

If 25 millisecond intervals are required, then the clock register would have to be loaded with 46,875 $\times 0.025 = 1172$. This is equivalent to 0494_{16} . The least significant bit of the register value must be a 1 to set the control bit, therefore 0494_{16} is moved over a bit position and the register is loaded with 0929_{16} . A LDCR instruction is used for loading the value and the sequence of steps is shown in *Figure 26*.

The software is as follows:

| LI R12,>0100 | ;SET 9901 ON MODULE SOFTWARE ADDRESS=>0100 |
|--------------|--|
| L! R1,>0929 | ;LOAD CLOCK VALUE INTD R1, SET CLDCK MODE |
| LDCR R1,15 | ;MOVE TIMER VALUE AND CONTROL BIT TD 9901 |

PROGRAMMING THE 9901 I/O



Figure 26. Enabling and Triggering TMS 9901 Interval Timer

Enabling Clock Interrupt

When the clock decrements to zero, a level 3 interrupt is given. The interrupt level 3 mask needs to be enabled on the 9901 and the 9900 CPU. The interrupt mask on the 9901 is enabled by setting the control bit to a logical "0" (interrupt mode) and then setting select bit 3 to a "1" (write a "1" to bit 3). The interrupt mask on the 9900 is enabled by loading the appropriate value (in this case, 3) into the interrupt mask. When 3 is loaded into the 9900 with a LIMI 3 instruction, all higher priority levels are also enabled.

The software is:

| LI R12,>0100 | ;SET BASE ADDRESS TO 9901 ON BDARD, >010D |
|--------------|---|
| SBZ O | ;9901 TD INTERRUPT MDDE |
| SBO 3 | ;ENABLE INTERRUPT 3 AT 9901 |
| LIMI 3 | ;LDAD 9900 INTERRUPT MASK |
| | |

PUTTING SOME PIECES TOGETHER

Some of the pieces can now be combined to provide a larger program. It looks like this:

| | LI R12,>0100 | ;SET SOFTWARE BASE ADDRESS OF 9901 =0100 |
|--------|--------------|---|
| | CLR RO | ;INITIALIZE INTERRUPT INDICATOR, RO SET TO ZERO |
| | LI R1,>0929 | CLOCK COUNT 0494 AND CLOCK MODE IN R1; |
| | LDCR R1,15 | SET CLOCK COUNT ENABLE TIMER |
| | SBZ O | ;9901 TO INTERRUPT MODE |
| | SBD 3 | ;ENABLE INT 3 AT 9901 |
| | LIMI 3 | LOAD 9900 INTERRUPT MASK |
| LODP 2 | CI RO, >FFFF | ;HAS INT 3 OCCURED? |
| | JNE LOOP 2 | ;IF NO, GO TO LOOP 2 |

When the timer gives an interrupt 3, a context switch occurs; the interrupt 3 vector PC points to $FF88_{16}$ which contains an instruction to get to the interrupt routine:

B @CLKINT ;BRANCH TO INTERRUPT ROUTINE IDENTIFIED BY CLK INT

The branch then takes the program to:

| CLKINT | LI R12,>0100 | ;SET SOFTWARE BASE ADDRESS OF 9901 = 0100 |
|--------|--------------|---|
| | SBZ 3 | ;DISABLE INTERRUPT 3 |
| | SETO *R13 | ;SET PREVIOUS RO TO FFFF |
| | RTWP | RETURN TO PROGRAM |
| | | |

Thus, if an interrupt 3 has not occured, the program remains in Loop 2 until it does. When \overline{INT} 3 occurs a context switch to the interrupt subroutine causes R0 to be changed from all zeros to all ones. R0 will now equal FFFF₁₆ and the program proceeds to the step after JNE Loop 2, which, as will be seen later, is a count down.

FROM BASIC CONCEPTS TO PROGRAM

As with the Chapter 3 application, converting the idea to program starts with solidifying the basic concept, then developing acceptable flow charts, and then programming the algorithm for the problem solution. As with hard-wired logic design, the place to start is with a block diagram. The one used in *Figure 6* will be expanded with a bit more detail and will be the concept diagram (*Figure 27*).

The terminal, the microcomputer module and the interface modules with their respective inputs and outputs will constitute the system. Later on the TM900/310 module will be added to show the I/O expansion capability. This will only involve plugging the interface modules into one of the additional 9901 outputs on the 310 board (P4 in this case) and changing the CRU base address to select the chosen 9901. It will be assumed that the power and all interconnections have also been made through P1 to the microcomputer and 310 module as shown in *Figure 27*. There is a special power

supply required for supplying the interface modules. This is the +8V shown in *Figure* 27. 110Vac is supplied separately for the terminal and the industrial level voltages of 12 volts dc and 110Vac are supplied separately, as they would be in a user facility.

The physical arrangement of the interface modules is important to the program for the problem solution. Therefore, I/O positions 0 thru 7 are identified. Positions 0 thru 3 are input positions; positions 4 thru 7 are output positions. Signals received on input position 0 will cause reaction at output position 4. Correspondingly for input 1 and output 5, input 2 and output 6, and input 3 and output 7. Thus, the program will be written to sense input 1 and set output 5 to correspond.

Switches S1 through S4 represent industrial level input voltages, either dc or ac. Lights L1 and L3 represent industrial dc loads; L2 and L4 represent industrial ac loads.



Figure 27. Concept Flow Diagram

FLOW CHARTS FOR THE PROGRAM

Software design is really little different from hardware design in the execution of good engineering practice.

The task from overall concept stage is divided into subsystems — in the case of software, subprograms or subroutines. *Figure 28* identifies subprograms for the extended application which are detailed in flow charts so that basic functions can be identified.

The flow charts are separated according to the functions that are to be implemented. Operation in Mode 1 simulates sensing four industrial level inputs 0 through 3 and reacting to these inputs by providing output voltages to four corresponding loads, 4 through 7. The flow chart identifies that inputs will be sensed and a corresponding output will be set to match the input state or value.

The four output loads, in this case light bulbs, will be turned on and off in sequence and held in each of these states for a set time (variable by the program). This is Mode 2 operation. The flow chart shows the major functions. After all four lights are turned off and on, the sequence starts over. The clock in the 9901 will be used to provide the time interval.

There is an operating Mode 3 but it will be contained in the mode called the COMMAND Mode. In Mode 3 the operation of the system is under the control of the TIBUG Monitor which is contained in the 1K words of EPROM resident in the microcomputer. It is used for inputting the original program and editing and changing the program as the need may be.

The flow chart for the Command Mode starts with initial setup of the system. Certain registers and certain locations in memory are loaded with data used throughout the program. A print-out of general information and specific instructions follows. Since the user will make a choice, instructions identify that a one (1) key is to be pressed on the terminal to operate in Mode 1; a two (2) key to operate in Mode 2; and a Q for Mode 3. The character pressed by the user is then examined and the appropriate operating mode selected. If none of the operating mode characters are received the system waits in the command mode until one is received.

On the flow chart for the COMMAND mode A and B connect with the respective points on the MODE 1 and MODE 2 flow charts.

Recall that the system is to have a provision for the user to command an escape from the continuous operation in Mode 1 or Mode 2. This happens by interrupting Mode 1 or Mode 2 operation by pressing a key on the terminal. The first blocks in the flowcharts of MODE 1 and MODE 2 provide the means for accomplishing the interrupt. When a key is pressed on the terminal, this initiates an interrupt signal output from the 9902. This interrupt must be enabled to pass to the 9901 and the 9900 so that it will cause the return to the COMMAND MODE. The generation of the signal in the 9902 is flowcharted under the heading INTERRUPT MODE of *Figure 28*.

FROM BASIC CONCEPTS TO PROGRAM



9

WRITING THE PROGRAM

Memory Space

All elements are now in place to write the program. First, it is necessary to decide what locations are to be used in memory for the program, for the workspace and for data. Refer to *Figure 29*.

For this application more memory space is required than for Chapter 3's First Encounter. Thus, additional RAM units are installed on the microcomputer board at locations U33, U35, U37 and U39 (4042 Units). This expands the available RAM space to $FC00_{16}$ and this is the location for the start of the program.

Incidentally, while available memory is being discussed, note the address of the TIBUG monitor, 0080₁₆. This memory location must be referenced when returning to the TIBUG Monitor in Mode 3. The TIBUG workspace located at FFB0₁₆ has already been discussed. This space must be reserved.

One more point — the second 1K of EPROM starting at location 0800_{16} will be populated with the Line-by-Line Assembler (LBLA) resident in EPROM. This will be used for assembly of the program. The socket locations on the board are U43 and U45 and the product number is TM990/402-1. Normally, the LBLA would start assemblying at address FE00₁₆, however, by using a /FC00 command the start location is changed to FC00₁₆.

The Command Mode

A more complete flow chart is shown in *Figure 30* for the Command Mode. The program begins with initialization of registers. When writing the first draft of the program, labels are used for ease of writing. For later drafts and when a LBLA is used, the labels are replaced with actual addresses. INPUT1 will be the label for the start of Mode 1. BLINKR will be the label for the start of Mode 2. COMODE labels the message that asks the user to select the mode.

FROM BASIC CONCEPTS TO PROGRAM



Figure 29. Memory Map with Fully Populated 990/100M-1 Module

The Command Mode program is as follows: +>929

+>100

+>120

B (a>80

| - | | | | |
|------|-------|-------|------|--|
| | 11 | /13 1 | 1 11 | |
| - UI | U I V | ັບ | | |
| | | | _ | |
| | | | | |
| | | | | |
| | | | | |

CDUNT

BASE1

BASE2

START

LWPI >FF20 LI R1,>1E00 LI R2,>1000 LI R3,>1F00 XDP @MSG1, 14 XDP @MSG2, 14 XDP R7, 11 CI R7,>3100 JEQ INPUT1 CI R7,>3200 JEQ BLINKR CI R7.>5100 JNE CDMDDE

;SET UP 9901 CLDCK ;SET UP 9901 CRU BASE ;SET UP 9901 I/D BASE :SET WP AT FF20 ;SBZ DP CDDE TD R1 SBD DP CDDE TD R2 TB OP CODE TO R3 PRINT HEADER @MSG1 ;ASK FDR MDDE WITH MSG2 ;READ CHAR FROM TER TD R7 :IS CHAR A 1? ;IF YES GD TD MDDE 1 IS CHAR A 2? ;IF YES TO TO MODE 2 ;IS CHAR A Q? ;IF ND KEEP LDDPING ;IF YES GO TO TIBUG

To initialize registers, the values for the TMS 9901 clock interval, TMS 9901 CRU software base address and TMS 9901 I/O software base address are loaded directly into memory spaces by using a (+) in front of the data. 0929_{16} is placed in the 9901 for a 25ms interval. Recall that the module 9901 has a base address of 0100_{16} for select bit zero and 012016 so that select bit 16 activates P0 when input or output bit 0 is addressed, as discussed previously. Note that the workspace is set up at $FF20_{16}$.

The machine codes for SBZ, SBO and TB are loaded into workspace registers one, two and three, respectively. As discussed previously, an XOP 14 is used to print the header and instructions for use of the program. The messages are labeled with MSG1 and MSG2 and are located at the end of the program and will be discussed later. Next an XOP is used to read a character from the terminal and load the ASCII code into R7. This is then compared with the ASCII codes for the number one, two and the letter Q to determine the character. Depending on what character is received, the program jumps to the proper area in memory to execute the correct mode of operation. The entry point to the TIBUG monitor is 0080₁₆ and a branch to this location will execute the monitor.

Mode 1 Operation

• 9

Figure 31 shows the flow chart for Mode 1 Operation. The label INPUT1 begins the operation. The first function sets up the system so that the 9902 will generate an interrupt when a received character fills the receiver buffer (RBRL = 1). Recall that the interrupt generated by the 9902 must be enabled by making RIENB = 1. This is accomplished by making the 9902 select bit 18 equal to "1". The enabled interrupt from the 9902 is wired to the \overline{INT} input of the 9901. Thus, as previously discussed, level 4 interrupts must be enabled both at the 9901 and the 9900.

The software looks like this:

| INPUT1 | RSET LIMI 4 LI R12,>80 STCR R7,0 SBO 18 MDV @BASE1,R12 SBO 4 | ; PUT 9901 INTO INPUT MODE ; ENABLE 9900 INT1-INT4 ; LOAD R12 W/9902 BASE ADDR ; CLEAR 9902 RCV BUFFER ; ENABLE 9902 RCV INT ; SET 9901 BASE ADDR T0 >100 ; ENABLE 9902 INT AT 9901 |
|--------|--|--|
| | PRESS KEY ON TERMINAL | PRINT HEADER AND INSTRUCTION PRINT HEADER AND INSTRUCTION CHARACTER -12 NO UNPUTI HUPU |

Figure 30. Command Mode

9◀

First the 9901 is reset to put it into the input mode. Then the 9900 interrupt mask is set to 4 to allow interrupts 1 thru 4 to be acknowledged. To enable select bit 18 of the 9902, the software base address is loaded into WR12 and an SBO 18 instruction sets the bit to "1" for the enable. The 9902 receiver buffer is read into R7 with the STCR instruction which resets the buffer for receipt of a character. WR12 is set with the software base address for the 9901, and then select bit 4 is set to a "1". These steps enable the 9901 interrupt level 4 to clear the complete path for generating an interrupt when a character is received from the terminal.



Figure 31. Mode 1 Operation

CHECKING THE INPUTS-SETTING THE OUTPUTS

Figure 31 shows that with N = 0 the CRU is testing the zero input bit of the 9901. If it is a "1", then the N+4 bit (I/O bit 4) will be set to a "1" to correspond. One will be added to N (0+1=1), which will be less than 3 and the cycle is repeated: the second time with N=1, the next time with N=2 and the next with N=3. With N=3, N+1 will be greater than three and everything is reinitialized and the sequence starts over with input bit zero again. So the procedure is to check each input bit and set the corresponding output bit. The software is as follows:

| | MOV (abase2,R12 | ; SET 9901 BASE AOOR TO >120 |
|--------|-----------------|-----------------------------------|
| INIT1 | CLR R4 | : R4 CONTAINS CRU BIT TO BE |
| | | ; TESTEO |
| INDEX1 | MOV R4,R5 | ; MOVE CRU BIT TO R5 |
| | SOC R3,R4 | ; R4 CONTAINS TB INST (R3) |
| | X R4 | ; EXECUTE TB SPECIFIEO BY R4 |
| | JEQ HIGH | ; IF CRU BIT=1 GO TO HIGH |
| LOW | MOV R5,R4 | ; RELOAO CRU BIT INTO R4 |
| | AI R5,>4 | ; SHIFT CRU BIT OVER BY 4 |
| | SOC R1,R5 | ; R5 CONTAINS SBZ OP COOE (R1) |
| XECUTE | X R5 | ; EXECUTE OP COOE SPECIFIEO BY R5 |
| | INC R4 | ; INCREMENT TO NEXT CRU BIT |
| | Cl R4,>3 | ; IS CRU BIT >3? |
| | JGT INIT1 | ; IF YES REINITIALIZE |
| | JMP INOEX1 | ; START TESTING NEXT CRU BIT |
| HIGH | MOV R5,R4 | ; RELOAO CRU BIT INTO R4 |
| | AI R5,>4 | ; SHIFT CRU BIT OVER 4 |
| | SOC R2,R5 | ; R5 CONTAINS SBO OP COOE (R2) |
| | JMP XECUTE | ; GO EXECUTE SBO INST |

Input bits 0-3 correspond to output bits 4-7 respectively. R4 contains the value of the select bit to be tested (the program starts with bit zero). R4 is moved to R5 to preserve the contents of R4. R3 contains the machine code for TB. Actually it contains the machine code for the instruction TB 0 (Test bit 0). By doing a set ones correspondence (SOC) between R3 and R4, the machine code for the TB instruction is combined with the value of the select bit to be tested so that R4 contains the instruction — "test the select bit previously specified by R4." More specifically, R4 = TB (R4).

An X of R4 will execute this instruction. Using this procedure allows R4 to contain the bit position separate from the TB instruction which is in R3. The bit position in R4 or R5 can also be combined with the SBO and SBZ op codes located in R2 and R1 to allow execution of the SBO or SBZ instructions on the select bits specified by R4 or R5. The procedure is the same as for the TB instruction.

If the bit tested is a zero, R4 is reloaded from R5 with the original value of the select bit to be tested, which is still in R5. R5 plus 4 is combined with R1 using a SOC R1, R5 instruction. The selected output bit will be set to zero when the resulting SBZ instruction in R5 is executed. Thus, an N + 4 output is set to zero, if the corresponding N bit was a zero.

9900 FAMILY SYSTEMS DESIGN

FROM BASIC CONCEPTS TO PROGRAM

R4 is incremented to the next bit and is tested to determine if its value is greater than 3. When it is not, the program jumps to label INDEX1 and tests the next bit in the same sequence as the first and sets the corresponding output bit. Now, suppose this bit is a "1" instead of a "0" as for the preceding bit. The program jumps to the label HIGH, reloads R4, adds 4 to R5, and now executes an SOC R2, R5 to set the N + 4 output to one when the SBO instruction in R5 is executed.

When input bit 3 is tested, the test of R4 + 1 will show its value is greater than 3 and the program is reinitialized and the procedure starts over. To exit the loop, any key on the keyboard is pressed which produces a level 4 interrupt. The level 4 interrupt comes from the 9902 and the system enters the command mode as shown in *Figure 30*.

Mode 2 Operation (Figure 32)

Mode 2 operation sequences the loads simulated by light bulbs. The flowchart is shown in *Figure 32*. It has a time interval of 25ms set up by the 9901 real time clock. A program loop multiples the 25ms times R6 to obtain the total time interval; with R6 = 4, each total time interval is 100ms. The time interval can also be varied by changing the initial value 0929_{16} set into the clock register of the 9901. The value in R4 determines the number of light bulbs (loads) that are going to be turned on, held for 100ms, turned off, and started through the sequence again. As with mode 1, pressing a key on the terminal causes a return to the Command Mode.

It is worthy to note, even though the 9901 is in the input mode when reset, outputs 4,5,6 and 7 are such that all light bulbs are on. Thus, the function of turning off outputs 5, 6 and 7 and leaving 4 on starts the program after the CRU base address is set. In actual industrial applications it may be necessary to put additional inverters between the output of the microcomputer and the 5MT modules so that the reset condition has all loads off.

Recall that when the 9901 clock register is decremented to zero it puts out a $\overline{INT3}$ signal. This interrupt causes a context switch to occur and sets the old workspace R0 to $FFFF_{16}$. When this happens the time interval has ended.

Interrupt 4 from TMS 9902

The software for Mode 2 starts as follows to set up the interrupt 4 from the 9902:

| BLINKR | RSET | ; SET 9901 TO THE INPUT MODE |
|--------|------------|------------------------------|
| | LIMI 4 | ; ENABLE 9900 INT1-INT4 |
| | Li R12,>80 | ; SET UP 9902 BASE ADDR |
| | STCR R7,0 | ; CLEAR 9902 RCV BUFFER |
| | SBO 18 | ; ENABLE 9902 RCV INT |
| | | |

The reset at BLINKR sets the 9901 to the input mode and turns on the loads on outputs 4, 5, 6 and 7.

9 ء



Figure 32. Mode 2 Operation

The next 7 instructions after the 9901 software base address is set at 0120_{16} are concerned with turning off outputs 5, 6 and 7. These start with INT2 and continue through the next 6 instructions after LOOP 1.

MOV (aBASE2, R12)

LI R4,>5

MOV R4,R5

SOC R1,R5

X R5

INC R4

CI R4,>8

JNE LOOP1

| INT2 LOOP1 | |
|---------------|--|
| | |

: SET 9901 BASE ADDR=>120 : R4 CONTAINS CRU BIT POS 5 : MOV PDS 5 TD R5 : R5 CDNTAINS SBZ DP CDDE (R1) : EXECUTE SBZ SPECIFIED BY (R5) : R4=R4+1 : HAS CRU BIT 7 BEEN SET=0? : IF NO GO TO LOOP 1

Lamp 4 remains on.

Register 4 must now be loaded with the output position from which the sequence starts—in this case 4.

LI R4,>4 ; SET OUTPUT BASE BIT

Timing Loop

R6 is set equal to 4 so that the overall time interval is 100ms. This starts the timing loop at INDEX2. The 5 instructions following TIMER set up the 9901 clock to count a 25ms interval and then cause a level 3 interrupt. Note that the 9901 must be put into the interrupt mode and the level 3 interrupt enabled. Since the 9902 interrupt signal comes in on interrupt level 4, it is convenient to enable it at this same time. The loop is such that it loops 4 times. Each loop is controlled by the interval timer of the TMS9901. The TMS9901 timer is set and started when loaded with the value at the label COUNT. The clock decrements until it hits zero and then it gives a level 3 interrupt. The interrupt service routine begins at FF88₁₆ as directed by the level 3 vector. It sets R0 to FFFF₁₆ and returns to the program. The program will be in a continuous loop (Loop 2) checking R0 for an indication that an interrupt has occured. When the time interval is complete, the I/O bit dictated by R4 is turned off. R4 is incremented and checked to see if it is equal to 8. If not, the I/O bit position of the new R4 is turned on and the sequence restarts. If R4 + 1 = 8, then the program jumps back to BLINKR and starts over causing R4 to be reset to 4 and to restart the sequence.

▶9

The software looks like this:

| INDEX 2 TIMER | LI R6,>4 MOV @BASE1,R12 CLR RO | | OVERALL LOOP COUNT = 100ms SET CRU BASE ADOR OF 9901 = >100 INITIALIZE INT3 INDICATOR |
|------------------|--------------------------------------|---|---|
| | LUCH BUCUUN1,15 | ; | |
| | 562 U 580 3 | • | |
| | SBO 4 | | |
| 10065 | CI BO.>FFFF | ; | HAS INT3 OCCURBED? |
| 200/2 | JNE LOOP2 | ; | IF NO GO TO LDOP2 |
| | DEC R6 | ; | R6=R6-1 |
| | JNE TIMER | ; | IF R6=0 GO TO TIMER |
| | MOV @BASE2,R12 | ; | SET 9901 BASE ADDR =>120 |
| | MOV R4,R5 | ; | MOV CRU BIT TO R5 |
| | SOC R1,R5 | ; | (R5) = SBZ (R5) |
| | X R5 | ; | EXECUTE SBZ SPECIFIED BY (R5) |
| | INC R4 | ; | R4=R4+1 |
| | CI R4,>9 | ; | IS R4=9? |
| | JEQ BLINKR | ; | IF YES RESTART SEQUENCE |
| | MOV R4,R5 | ; | R4=R5 |
| | SOC R2,R5 | ; | (R5)=SBO (R5) |
| | X R5 | ; | EXECUTE SBO SPECIFIED BY (R5) |
| | JMP INDEX2 | ; | RESTART TIMING CYCLE AT INDEX 2 |

9902 Interrupt Service Routing

This interrupt service routine is the one resulting from a level 4 interrupt generated by the 9902. It starts at INTREC. As discussed previously, when the interrupt occurs, the program counter points to $FFAC_{16}$, the reserved space, where it finds an instruction directing it to INTREC. This instruction looks like this:

| ADDRESS | INSTRUCTION | |
|---------|-------------|------------------------------|
| FFAC | B @INTREC | ; GO TO INT4 SERVICE ROUTINE |

The routine first disables the 9901 timer interrupt level 3, then disables the 9902 interrupt at the 9902 (Set select bit 18 = 0) and finally loads the address of COMODE into the old PC, so that when an RTWP (return with workspace pointer) is executed, the program returns to the command mode. The software is as follows:

| INTREC | MOV @BASE1,R12 | ; SET 9901 BASE ADDR=>100 |
|--------|----------------|---------------------------------|
| | SBZ 3 | ; DISABLE INT3 AT 9901 |
| | SRL R12, 1 | ; SET BASE ADDR=>80 FOR 9902 |
| | SBZ 18 | ; DISABLE 9902 INT |
| | STOR R7, 0 | ; READ 9902 RCV BUFFER (CLEARS) |
| | LI R14, COMODE | ; LOAD ADDR OF COMODE INTO PC |
| | RTWP | ; RETURN TO 5MT ROUTINE |

9901 Clock Interrupt Service Routine

When the clock decrements to zero it generates a level 3 interrupt. The routine to service this interrupt starts at CLKINT. The level 3 interrupt context switch provides a new PC at FF88₁₆ which directs the program to CLKINT. This instruction looks like this:

ADDRESS INSTRUCTION FF88 B @CLKINT ; GO TO INT3 SERVICE ROUTINE

Here, after setting the software base address of the 9901 to 0100_{16} , $\overline{INT3}$ is disabled and R0 of the previous workspace is set to $FFFF_{16}$. A RTWP instruction then returns the processor to the interrupted routine.

The software is as follows:

| ĊLKINT | LI R12,>100 SBZ 3 | ; SET 9901 BASE ADDR ; DISABLE INT3 AT 9901 |
|--------|----------------------|--|
| | SETO *R13 | ; SET PREVIOUS RO=>FFFF |
| | HIWP | ; HETUHN TO INTERHUPTED HOUTINE |

Message Routines

The remaining routines that must be included in the program are the messages at MSG1 and MSG2. In order to program the message, a sign is used at the beginning of each line and each message is terminated with a zero byte. The ASCII code for a carriage return — line feed is 0D0A₁₆ and is included in the instruction format.

Each character must be coded with the appropriate ASCII code and placed into bytes of memory. A typical example is shown; however, the individual character codes have not been listed. This can be seen on the LBLA listing.

| MSGI | \$5MT I/O DEMONSTRATION ROUTINE +>0D0A |
|------|--|
| | \$MODE 1 — INPUTS 0-3 SWITCH OUTPUTS |
| | \$4-7 RESPECTIVELY |
| | +>0D0A |
| | \$MODE 2 — OUTPUTS 4-7 ARE SWITCHED SEQUENTIALLY +>000A |
| | \$A & RETURNS CONTROL TO THE TIBUG MONITOR |
| | +>0D0A |
| | \$A CARRIAGE RETURN DURING MODE 1 OR 2 |
| | SOPERATION RETURNS THE USER TO THE |
| | +>0D0A |
| | \$CONTROL MODE |
| | +>0D0A |
| | +>0000 |
| | +>0D0A |
| | \$SELECT MODE 1, 2 or Q |
| | +>UDUA |
| | +>0000 |

SYSTEM OPERATION

With program in hand, it is time to connect the hardware to prove out the complete program. Refer to the block diagram of *Figure 27*.

The terminal and its cable have been previously connected to P2 of the microcomputer module. P1 has the same power supply connections as for Chapter 3 supplying -12V, +12V, +5V and ground. The full connections will be added to P1 to interface with P1 on the TM990/310 I/O expansion board. However, for now, operations will be only with the microcomputer and the 5MT I/O modules. Connection to the modules is made through the cable of *Figure 4* and P4 on the microcomputer and P1 on the 5MT43 module base. There is a separate wire from the J1 connector to provide +8 volts to the 5MT modules. This +8 volts must supply 0.6A worst case if all the positions in the 5MT43 base are populated. *This supply ground must be common with the microcomputer module ground and isolated from the* +12V industrial control voltage supply ground.

The + 12V for the industrial control level voltages must supply 200mA. This must have a minus terminal free of chassis ground, otherwise its case will be at ac line voltage when the 5MT I/O module ac power cord is connected.

Light bulbs that are rated at 80 mA at 14 Vdc are used for the dc loads. Standard 110
Vac light bulbs and sockets are used for the ac loads. A separate ac power cord is connected to the 5MT43 base for the ac power. The industrial level power (both dc and ac) is and must be isolated from the dc power for the microcomputer module and low-level logic + 8V power source of the 5MT interface modules.

A summary of the parts list and power supply requirements follows:

System Parts List

- TM990/100M-1 board
- TM990/310 48 I/O board (optional)
- 5MT43 base*
- 2 5MT11-A05L AC input modules*
- 2 5MT12-40AL AC output modules*
- 2 5MT13-D03L DC input modules*
- 2 5MT14-30CL DC output modules*
- 5MT interface cable-TM990/507
- 743 KSR terminal
- TM 990/503 cable assembly for Terminal
- 4 TMS 4042-2 (or 2111-1) 256 x 4 RAM's

*In case your local distributor does not have these parts, the address from which they can be ordered is:

Industrial Controls Order Entry M/S 12-38 34 Forrest St. Attleboro, Mass. 02703 Phone: (617) 222-2800

SYSTEM OPERATION A simulated industrial control application

- Line-by-line assembler TM990/402-1 (in two TMS 2708 EPROM's)
 Bower supplies for Microsomputer and L/O Expansion (TM090/518)
- Power supplies for Microcomputer and I/O Expansion (TM990/518)

| Voltage | REG | /100M Current | w/310 Module Current |
|------------------------------|----------------|---------------|----------------------|
| + 5V | ± 3% | 1.3A | 2.1A |
| + 12V | ± 3% | 0.1A | 0.1A |
| - 12V | + 3% | 0.2A | 0.2A |
| • Industrial Control Level F | Power Supplies | | |
| Voltage | REG | Current | |
| + 8Vdc | $\pm 5\%$ | 0.6A | |
| + 12Vdc | $\pm 5\%$ | 0.2A | |
| 110Vac | | 1A | |
| • 4 Toggle switches, SPST | | • Power cord | |

• 14 and 18 AWG insulated stranded wire

- 2 dc lamps and sockets (14V 80mA)
- 2 ac lamps and sockets (130V 30 W)

Equipment Hookup

Follow these steps in making the system interconnections;

| Step 1 — | Verify that the power supply connections to P1 are correct for $-12V$, $+12V$ and $+5V$. Refer to <i>Figure 3-11</i> or to the TM990/100M user's guide <i>Figure 2-1</i> . Don't turn on any power supplies. It may be desirable to make all the connections from P1 of the TM990/100M to P1 of the TM990/310 at this time. Refer to <i>Table 6</i> for these connections. Some reprogramming because of power shutdown will be required if this is not done. | | |
|--|---|---|--|
| Step 2 — | Verify that the 743 KSR terminal is connected to P2 with the TM990/503 cable. AC power is supplied to the terminal with a separate cord. | | |
| Step 3 — | Special connections must now be made at the jumpers on the TM990/100M microcomputer. The jumper positions are shown in Chapter 3, <i>Figures 12</i> and <i>13</i> . Make sure of the following jumper connections. | | |
| JUMPERS | | INTERCONNECTION | COMMENT |
| J15 J14 J13 J12 J11 J10,9,8 J7 J6,5 J4,3,2 J1 | | Disconnected Disconnected Disconnected N.A. Disconnected N.A. EIA position N.A. In 08, or 2708 Position 9902 | Power for TM990/301 Microterminal, not required for 743 KSR For multiple boards For ASR 745 For multiple boards For multiple boards For 2708 EPROMS This will likely need to |
| | | | be positioned |

9900 FAMILY SYSTEMS DESIGN

9

A simulated industrial control application

SYSTEM OPERATION

| Step 4 — | As mentioned previously, the RAM on the TM990/100M should be fully populated for this example. Make sure that 4-TMS 4042-2's have been inserted in U33, U35, U37 and U39 with the #1 pin towards the TMS 9900. The LBLA which is in two TMS 2708 EPROM's should have also been inserted in U43 and U45 with the #1 pin towards the TMS 9900. The higher order byte (bits 0-7) must be in U45. It is quite difficult to insert these packages in the sockets the first time so it must be done carefully. Rocking the packages will help. |
|-----------|--|
| Step 5 — | Install the 5MT modules in the 5MT43 base as shown in <i>Figure 33</i> . Be sure modules are in the proper order. This arrangement will show dc input controlling dc output, dc input—ac output, ac input—dc output and ac input — ac output. Connect the wiring as shown. Be sure to use heavy gage (14 AWG) insulated wire for the ac connections. 18 AWG can be used for dc power connections. <i>NOTE</i> <i>THAT AC LINE IS CONNECTED TO DC COMMON</i> . Two screw connections on the base are available for each module as shown in <i>Figure 33</i> . All connections to the 5MT modules are to the right-hand leads when facing the terminals and P1 is on the left. Be sure to screw down the locking screw to ensure good connections. |
| Step 6 — | Connect J1 of the cable of <i>Figure 4</i> to the 5MT43 base. Connect the +8V lead to the power supply and its ground to the common ground lead on J4 of the cable of <i>Figure 4</i> . DO NOT CONNECT THIS GROUND TO THE DC COMMON OF THE INDUSTRIAL CONTROL LEVEL POWER SUPPLY OF FIGURE 33. |
| Step 7 — | Connect the $+ 12$ Vdc industrial power supply. Don't plug in the 110Vac power cord. |
| Step 8 — | Turn on the $+8V$ and $+12V$ supply and verify that the dc input and output 5MT modules are connected correctly. Use J4 for test voltages. |
| Step 9 — | Plug-in the ac power cord for the 5MT modules and verify that the ac input and output modules are interconnected correctly. The LED's on the modules will be useful for this. |
| Step 10 – | Unplug ac cord, turn off $+12V$ and $+8V$ supplies. |
| Step 11 — | Connect J4 of the cable from the 5MT43 base to P4 on the TM990/100M module. |
| Step 12 – | Turn on the power supplies for the microcomputer in this order: $-12V$, $+12V$, $+5V$. |

SYSTEM OPERATION

A simulated industrial control application



Figure 33. 5MT I/O Module Wiring

▶9

| Step 13 — | Turn on the terminal. Make sure it is "ON LINE." |
|-----------|--|
| Step 14 — | Turn on the $+8V$ supply for the 5MT modules; then the industrial level $+12Vdc$ and then plug in the power cord for the 110Vac. |
| Step 15 — | Press the RESET switch on the microcomputer. All the light bulbs will be lit since a RESET latches I/O pins on the microcomputer in the "1" state. |
| | The microcomputer system is now ready to be programmed. |

LOADING THE PROGRAM

The program as it was developed will now be loaded into RAM in the microcomputer. Instead of assembling the program by hand, the line-by-line assembler contained in EPROM will be used. It works with the EIA terminal and the TIBUG monitor.

The LBLA is a stand alone program that assembles into object code the 69 instructions used by the TM 990/100M microcomputer. To initialize the LBLA, the TIBUG monitor must first be brought up. This is done by switching the reset switch on the TM 990/100M module and pressing the carriage return (CR) on the terminal. The terminal will respond with:

TIBUG REV. A.

The question mark is the TIBUG prompt.

Now an R is typed to inspect/change the WP, PC and ST registers. The LBLA program begins at location $09E6_{16}$ * so this is the value that is to be loaded into the PC. After typing an R the terminal prints out the value of the WP. This can be changed by typing the new value and a space or it can be left alone by typing just a space. The terminal will then print the value of the PC. The same procedure as for the WP applies except that ST is printed if a space is typed. A CR after the WP or PC value will cause the TIBUG prompt to be printed, or a space or CR after the ST is printed will do the same.

Loading 09E6₁₆ into the PC looks like this:

| ?R | | (CR) |
|--------|------|------|
| W=FFC6 | | (SP) |
| P=01A6 | 09E6 | (CR) |
| 2 | | |

Once the PC has been loaded, executing the program will initialize the LBLA. Pressing the E key accomplishes this. The LBLA responds with an address. That address can be changed to the starting address of the program by typing a slash (/) and the new address and a CR.

| ?E | | |
|------|--------|------|
| FEOO | / FC00 | (CR) |
| FCOO | | |

*This value may change depending on the version of LBLA. Early versions had 09E816 as entry point.

The program can then be entered using the machine instructions. The LBLA accepts assembly language inputs from a terminal. As each instruction is input, the assembler interprets it, places the resulting machine code in an absolute address, and prints the machine code (in hexadecimal) next to its absolute address as shown in Figure 34.



Figure 34. LBLA Format

Only one space is used between the mnemonic and the operand. If comments are used, use at least one space between the operand and the start of the comment. If no comment is used complete the instruction with a space and a carriage return. If a comment is used, only a carriage return is required.

Note that to load a hex value directly into a memory location a (+) is used. (see Start of Program, *Table 4.*) Also a string of characters is preceded by a dollar sign (\$) and *terminated with two carriage returns*—CR (Example shown under—Message Routines). To change the address location being loaded, type a slash (/) and the address desired. To exit from the LBLA and return to the TIBUG monitor, press the ESC key on the terminal. The terminal will then give the TIBUG prompt—a question mark.

Labels cannot be used with the LBLA. However, in the program of *Table 4*, the left side is the assembled program with LBLA and the right side is for a comparison to the labels and the comments that were previously used on each of the pieces of the program as it was developed on the preceding pages.

Remember to press the ESC when the last program address location is reached. This returns control to the TIBUG monitor.

۰9

| | LBL | LA | Labels | Comments |
|--|--|---|------------------------------------|---|
| ?R W=FFB P≈0168 | 0 3 09E6 | | | |
| ?E FD00 FC00 FC02 FC04 FC06 | 0929 0100 0120 02ED | /FC00 +>929 +>100 +>120 LWPI >FF20 | CDUNT BASE 1 BASE 2 START | : SET UP 9901 CLOCK ; SET UP 9901 CRU BASE ; SET UP 9901 I/O BASE ; SET WP AT FF20 |
| FCOB | 0201 | LI R1,>1E00 | | ; SBZ OP CODE TO R1 |
| FCOC | 1E00 0202 | LI R2,>1D00 | | ; SBO OP CODE TO R2 |
| FC10 FC12 | 1000 | LI R3,>1F00 | | ; TB OP CODE TO R3 |
| FC14 FC16 | 1F00 2FA0 | XOP @>FCF2,14 | | ; PRINT HEADER @MSG1 |
| FC18 | FCF2 2FAO | XOP @>FEOO,14 | COMODE | ; ASK FOR MODE WITH MSG2 |
| FC1C FC1E FC20 | FEOU 2EC7 0287 | XOP R7,11 Cl R7,>3100 | | ; READ CHAR FROM TER TO R7 ; IS CHAR A 1? |
| FC22 FC24 FC26 | 3100 1308 0287 | JEQ >FC36 CI R7,>3200 | | ; IF YES GO TD MODE 1 ; IS CHAR A 2? |
| FC28 FC2A FC2C | 3200 1325 0287 | JEQ >FC76 CI R7,>5100 | | ; IF YES GO TO MODE 2 ; IS CHAR A Q? |
| FC2E FC30 FC32 | 5100 16F4 0460 | JNE >FC1A B @>0080 | | ; IF NO KEEP LOOPING ; IF YES GO TO TIBUG |
| FC34 FC36 FC38 | 0080 0360 0300 | RSET LIMI 4 | INPUT1 | ; PUT 9901 INTO INPUT MODE ; ENABLE 9900 INT1-INT4 |
| FC3A FC3C | 0004 020C | LI R12,>0080 | | ; LDAD R12 W / 9902 BASE ADDR |
| FC3E FC40 FC42 FC44 | 0080 3407 1D12 C320 | STCR R7,0 SBO 18 MOV @>FC02,R12 | | ; CLEAR 9902 RCV BUFFER ; ENABLE 9902 RCV INT ; SET 9901 BASE ADDR TO >100 |
| FC46 FC48 FC4A | FC02 1D04 C320 | SBO 4 MOV @>FCO4,R12 | | : ENABLE 9902 INT AT 9901 ; SET 9901 BASE ADDR TO >120 |
| FC4C FC4E FC50 FC52 FC54 FC56 | FC04 04C4 C144 E103 04B4 130A | CLR R4 MOV R4,R5 SOC R3,R4 X R4 JEQ >FC6C | INIT1 INDEX1 | ; R4 CONTAINS CRU BIT TO BE TESTED ; MOVE CRU BIT TO R5 ; R4 CONTAINS TB INST [R3] ; EXECUTE TB SPECIFIED BY R4 ; IF CRU BIT=1 GO TD HIGH |
| FC58 FC5A FC5C | C105 0225 0004 | MOV R5,R4 Al R5,>4 | LOW | ; RELOAD CRU BIT INTO R4 ; SHIFT CRU BIT OVER BY 4 |
| FC5E FC60 FC62 FC64 | E141 0485 05B4 02B4 | SOC R1,R5 X R5 INC R4 CI R4,>3 | XECUTE | ; R5 CONTAINS SBZ DP CODE [R1] ; EXECUTE OP CODE SPECIFIED BY R5 ; INCREMENT TO NEXT CRU BIT ; IS CRU BIT >3? |

Table 4. Final Program

0003 9900 FAMILY SYSTEMS DESIGN

FC66

SYSTEM OPERATION

| FC68 FC6A FC6C FC6E FC6E | 15F2 10F2 C105 0225 | JGT >FC4E JMP >FC50 MOV R5,R4 AI R5,>4 | HIGH | ; IF YES REINITIALIZE ; START TESTING NEXT CRU BIT ; RELOAD CRU BIT INTO R4 ; SHIFT CRU BIT OVER 4 |
|--|--|--|--------|---|
| FC72 FC74 FC76 FC78 FC78 | E142 10F5 0360 0300 | SOC R2,R5 JMP >FC60 RSET LIMI 4 | BLINKR | R5 CONTAINS SBO OP CODE [R2] GO EXECUTE SBO INST SET 9901 TO INPUT MODE ENABLE 9900 INT1-INT4 |
| FC7C | 0200 | LI R 12,>BO | | ; SET UP 9902 BASE ADDR |
| FCBO FCB2 FC84 FC86 | 3407 1D12 C320 FC04 | STCR R7,0 SBO 18 MOV @>FC04,R12 | | ; CLEAR 9902 RCV BUFFER ; ENABLE 9902 RCV INT ; SET 9901 BASE ADDR=>120 |
| FC88 FC8A | 0204 | LI R4,>5 | INT2 | ; R4 CONTAINS CRU BIT POS 5 |
| FCBC FC8E FC90 FC92 FC94 FC96 | C144 E141 O485 O584 O2B4 | MOV R4,R5 SOC R1,R5 X R5 INC R4 CI R4,>B | LOOP1 | : MOV POS 5 TO R5 ; R5 CONTAINS SBZ OP CODE [R1] ; EXECUTE SBZ SPECIFIED BY [R5] ; R4=R4+1 ; HAS CRU BIT 7 BEEN SET=0? |
| FC98 FC9A FC9C | 16F9 0204 0004 | JNE >FCBC LI R4,>4 | | ; IF NO GO TO LOOP1 ; SET OUTPUT BASE BIT |
| FC9E ECAD | 0206 | LI R6,>4 | INDEX2 | ; OVERALL LOOP COUNT=100MS |
| FCA2 | C320 FC02 | MOV @>FC02,R12 | TIMER | ; SET CRU BASE ADDR OF $9901 = > 100$ |
| FCA6 FCAB | 04C0 33E0 | CL R RO LDCR @.>FCOO,15 | | ; INITIALIZE INT3 INDICATOR ; LOAD TIMER AND START COUNT |
| FCAC FCAE FCBO FCB2 | 1E00 1D03 1D04 0280 | SBZ 0 SBO 3 SBO 4 CI RO,>FFFF | LOOP2 | : 9901 TO INTERRUPT MODE ; ENABLE INT3 AT 9901 ; ENABLE 9902 INT AT 9901 ; HAS INT3 OCCURRED? |
| FCB4 FCB6 FCB8 FCBA FCBC | 16FD 0606 16F3 C 3 20 | JNE >FCB2 DEC R6 JNE >FCA2 MOV @>FC04,R12 | | ; IF NO GO TO LOOP2 ; R6=R6-1 ; IF R6=0 GO TO TIMER ; SET 9901 BASE ADDR=>120 |
| FCCO FCC2 FCC4 FCC6 FCCB | C144 E141 O4B5 O584 O2B4 | MOV R4,R5 SOC R1,R5 X R5 INC R4 CI R4,>9 | | : MOV CRU BIT TO R5 : [R5]=SBZ [R5] : EXECUTE SBZ SPECIFIED BY [R5] : R4=R4+1 : IS R4=9? |
| FCCC FCCE FCD0 FCD2 FCD4 FCD6 FCD6 | 13D4 C144 E142 O4B5 10E4 C320 | JEQ >FC76 MOV R4,R5 SOC R2,R5 X R5 JMP >FC9E MOV @>FC02,R12 | INTREC | IF YES RESTART SEQUENCE R4=R5 (R5)=SBO (R5) EXECUTE SBO SPECIFIED BY (R5) RESTART TIMING CYCLE AT INDEX2 SET 9901 BASE ADDR=>100 |
| FCDA FCDC FCDE | 1E03 091C 1E12 | SBZ 3 SRL R12,1 SBZ 18 | | : DISABLE INT3 AT 9901 ; SET BASE ADDR=>80 FOR 9902 : DISABLE 9902 INT |

•9

A simulated industrial control application

~

SYSTEM OPERATION

| FCEO | 3407 | | | ; | READ 9902 RCV BUFFER [CLEARS] |
|--|--|------------------------------|------------|-----|--|
| FCE2 FCE4 FCE6 FCE8 | FC1A | | | , | |
| | 0200 | нтуур LI R12,>100 | CLKINT | ;;; | SFT 9901 BASE ADDR |
| FCEC FCEE FCFD | 1E03 071D 0380 | SBZ 3 SETO *R13 RTWP | | ., | DISABLE INT3 AT 9901 SET PREVIDUS RD=>FFFF RETURN TD INTERRUPTED RDUTINE |
| FCF2 FF88 FF88 | 0460 | /FF88 B @>FCE8 | | ; | GD TD INT3 SERVICE ROUTINE @CLKINT |
| FF8C FFAC FFAE | 0460 FCD6 | /FFAC B @>FCD6 | | ; | GD TD INT4 SERVICE ROUTINE @INTREC |
| FFAE FCF2 FCF4 FCF6 FCF8 FCF6 FCF8 FCFC FD02 FD04 FD02 FD04 FD02 FD04 FD08 FD04 FD08 FD00 FD12 FD14 FD18 FD14 FD18 FD12 FD24 FD24 FD24 FD26 FD24 FD22 FD24 FD22 FD24 FD22 FD24 FD22 FD24 FD22 FD22 | FCD6 354D 5420 492F 4F20 4445 4D4F 4E53 5452 4154 494F 4E20 524F 5554 494E 4520 0D0A 4D4F 4445 2031 2020 2049 4E50 5554 5320 302D 3320 5357 4954 4348 204F | +>0D0A \$M0DE 1 INPUTS 0- | SWITCH DUT | PU | rs |
| FD2E FD30 FD32 FD34 FD36 FD38 FD38 FD3A FD3C | 5554 5055 5453 2020 342D 3720 5245 5350 4543 | \$4-7 RESPECTIVELY. | | | |
| FD40 FD42 FD44 FD46 FD48 | 5449 5645 4C59 2E20 0D0A | +>0D0A | | | |

| FD4A FD4C FD4E FD50 FD52 FD54 FD56 FD58 FD5A FD5A FD5C FD5C FD60 FD62 | 4D4F 4445 2032 202D 204F 5554 5055 5453 2034 2D37 2041 5245 2053 | \$MODE 2 — OUTPUTS 4-7 ARE SWITCHED SEQUENTIALLY. |
|--|---|---|
| FD64 FD66 FD68 FD66 FD66 FD66 FD70 FD72 FD74 FD76 FD78 FD7A FD76 FD72 FD72 FD78 | 5749 5443 4845 5345 5155 4545 5155 4545 5155 4545 414C 4059 2520 0D0A 4120 5120 51245 | +>0D0A \$A Q RETURNS CONTROL TO THE TIBUG MONITOR |
| FD82 FD84 FD86 FD88 FD88 FD88 FD80 FD92 FD92 FD94 FD98 FD98 FD98 FD99 FD99 FD99 FD99 FD99 | 5455 524E 5320 434F 4524F 524F 20545 4054 4054 2054 2054 2054 2054 205 | |
| FD86 FDA2 FDA4 FDA6 FDA8 FDA6 FDA8 FDA6 FDA8 FDA6 FDB2 FDB4 FDB8 FDB8 FDB8 FDB8 FDB8 FDB8 FDB8 FDB8 | 4F4L 4954 0D0A 4120 4341 5252 4941 4745 2052 4554 4555 4552 4552 4552 4552 45 | + >0D0A \$A CARRIAGE RETURN DURING MDDE 1 OR 2 OPERATION |

•9

| FDC0 FDC2 FDC4 FDC6 FDC8 FDC8 FDCA FDCC FDCC FDCC FDD0 FDD2 EDD4 | 4F44 4520 3120 4F52 2032 204F 5045 5241 5449 4F4E 5245 | |
|--|--|-----------------------------------|
| FDD6 FDD8 FDDA FDDC FDDC FDD0 FD00 FD00 FD00 FD00 FD00 | 5455 524E 5320 5448 4520 5553 4552 2054 4F20 5448 4520 | |
| FDEC FDEE FDF0 FDF2 FDF4 FDF6 FDF8 FDF8 FDFA | 0D0A 434F 4E54 524F 4C20 4D4F 4445 2E20 | +>0D0A \$CONTRDL MDDE. |
| FDFC FDFE | 0D0A 0000 | + >0D0A, + >0000 |
| FEDO FEO2 | 0D0A 5345 | +>0D0A \$SELECT MDDE 1, 2 DR Q |
| FED4 FEO6 FEO8 | 4C45 4354 204D | |
| FEDA FEDC | 4F44 4520 | |
| FE10 FE12 | 2032 204F | |
| FE14 FE16 | 5220 5120 | |
| FE18 FE1A | 0D0A 0000 | +>0D0A +>0000 |
| FEIG | | |

RUNNING THE PROGRAM

To execute the program, the PC needs to be set to the starting address. This is done by typing an R to enter the inspect/change mode of TIBUG. The WP will be printed. A space will give the PC and here the new PC should be entered. A CR will return to TIBUG and the prompt will be given. Typing an E will cause the program to begin executing. The following is an example of this:

?R W=FFFE (SP) P=006C FC00 (CR) ?E

The program will begin by requesting a mode of operation from the user. Typing a "1" will get mode 1 and the state of outputs can be changed by changing the input toggle switches. Pressing a key will cause a return to the command mode. Pressing a 2, switches to mode 2 and the light sequence. Pressing a key returns to the command mode. Pressing a Q on the terminal returns the system to the TIBUG and specific address locations could be inspected for contents, etc.

Debugging

Because of the hard copy given by the terminal, looking for mistakes is made easier. If the program is stuck in a loop, the reset switch on the TM990/100M board can be switched. When in the LBLA use a slash (/) and a new address to change the address. When in TIBUG use the memory inspect/change (M) command to change the address. The TM990/100M user's guide gives the TIBUG commands and the TM990/402 LBLA user's guide gives the LBLA commands. These are also given in Chapter 7 and on the reference cards in the appendix.

I/O EXPANSION WITH THE TM990/310

What remains now is to show the I/O expansion through the use of the TM990/310 module. As shown in *Figure 35*, there are three additional 9901's on the /310 module. The 9901's signals are connected to edge connections P2, P3, and P4, respectively, and are shown in *Table 5*.

All of the pins on the connector to P1 on the 900/100M-1 microcomputer module must now be connected to P1 on the TM990/310 module (if not made previously). These are shown in *Table 6*. Such a power down requires the program to be re-entered.

▶9

I/O EXPANSION WITH THE TM990/310

Table 5. 9901 Pin-Outs on TM990/310.

| P2, P3, P4 Pin Number | Signature | | |
|-----------------------|--------------------------|--|--|
| 20 | $\overline{\mathbf{P0}}$ | | |
| 22 | P1 | | |
| 14 | P2 | | |
| 16 | P3 | | |
| 18 | P4 | | |
| 10 | P5 | | |
| 12 | P6 | | |
| 24 | INT15/P7 | | |
| 26 | INT14/P8 | | |
| 28 | INT13/P9 | | |
| 30 | INT12/P10 | | |
| 32 | INT11/P11 | | |
| 34 | INT10/P12 | | |
| 36 | INT9/P13 | | |
| 38 | INT8/P1+ | | |
| 40 | INT7/P15 | | |
| 6 | Neg. Edge Triggered INT5 | | |
| 8 | Pos. Edge Triggered INT6 | | |
| 1 | +12V | | |
| 2 | -12V | | |
| 3 | +5V | | |
| 4 | Spare | | |
| All remaining pins | Ground | | |

P2 P3 4.798 Carnes mn

P4

Figure 35. TM 990/310 I/O Expansion Module

P1

WITH THE TM990/310

| P1 PIN | SIGNAL | P1 PIN | SIGNAL | P1 PIN | SIGNAL |
|-----------|----------|-----------|-------------|-----------|---------|
| 33 | D0 | 71 | A14 | 12 | INT13 |
| 34 | DI | 12 | | 11 | |
| 35 | D2 | 22 | 40 | 14 | |
| 30 | D3 | 02 | | 20 | LEV |
| 20 | D4 D5 | 92 | | 3 | + 51/ |
| 30 | D5 D6 | 82 | | 4 | + 51/ |
| 40 | D0 D7 | 26 | | 97 | + 51/ |
| 40 | | 80 | | 75 | + 12V |
| 42 | D9 | 84 | · ACYC | 76 | + 12V |
| 43 | D10 | 78 | VV | 73 | - 12V |
| 44 | D11 | 90 | READY | 74 | -12V |
| 45 | D12 | 87 | CRUCLK | 1 | GND |
| 46 | D13 | 30 | CRUOUT | 2 | GND |
| 47 | D14 | 29 | CRUIN | 21 | GND |
| 48 | D15 | 19 | IAQ | 23 | GND |
| 57 | A0 | 94 | PRES | 25 | GND |
| 58 | A1 | 88 | IORST | 27 | GND |
| 59 | A2 | 16 | INT1 | 31 | GND |
| 60 | A3 | 13 | INT2 | 77 | GND |
| 61 | A4 | 15 | INT3 | 79 | GND |
| 62 | A5 | 18 | INT4 | 81 | GND |
| 63 | A6 | 17 | INT5 | 83 | GNG |
| 64 | А7 | 20 | INT6 | 85 | GND |
| 65 | A8 | 6 | <u>INT7</u> | 89 | GND |
| 66 | A9 | 5 | | 91 | GND |
| 67 | A10 | 8 | | 99 | GND |
| 68 | A11 | 7 | INT10 | 100 | GND |
| 69 | A12 | 10 | INT11 | 93 | RESTART |
| 70 | A13 | 9 | INT12 | | |

Table 6. P1 Connections

•9

Using the TM990/310 Board

The TMS 9901s on the TM990/310 board are accessed in the same manner as the TMS9901 on the TM990/100M board except the CRU base addresses differ. These hardware base addresses are user selectable by a DIP switch that is on the TM990/310 board. The position of the switch and the corresponding addresses are given in *Figure 36*. The first column of addresses are the actual CRU hardware addresses and the second column is the software address that is to be loaded into workspace register 12 to access the appropriate TMS 9901. The addresses shown correspond to the first TMS 9901 on the TM990/310 board and the positions on the DIP switch. The addresses to be loaded into workspace register 12 for the second TMS9901 are obtained by adding 80₁₆ to the addresses of the first TMS 9901. The addresses for the third TMS 9901 are obtained by adding 80₁₆ to the addresses of the second TMS 9901 (or 100_{16} to the addresses of the first TMS 9901, 0880_{16} to access the first TMS 9901, or 0900_{16} to access the first TMS 9901. The first TMS 9901 corresponds to the P2 pins, the second to the P3 pins, and the third to the P4 pins.

Switch all S1 positions on so the hardware base address 0100 is used for the /310 to correspond to the example in *Figure 11*. The third 9901 will be used so the software base address to be loaded in the program will be 0320_{16} and the I/O software base address will be 0320_{16} . The connection to the 5MT I/O modules will be thru P4 on the TM990/310 as shown in *Figures 27* and 35. This connection should be made at this time.

CHANGING THE PROGRAM

To change the program, the software address at the labels BASE 1 and BASE 2 needs to be changed. In the assembled program, these are at FC02 and FC04. The TIBUG monitor mode is obtained. A memory inspect/change (M) command to address FC02 will allow a change of the contents at that address to 0300_{16} . A space obtains address FC04 and its contents can be changed to 0320_{16} . However, when this change is made, the 9901 in the TM990/100M module no longer is enabled to receive the keyboard interrupt from the 9902 and, thus, the mode operation cannot be interrupted. Additional program changes must be made at FC44₁₆, FCA2₁₆, and FCD6₁₆ to continue to enable the 9901 INT4 in the module.

More sophisticated program changes could be made but one pattern that can be used for such changes is as follows:

| 1. (CR) | ; CARRIAGE RETURN TO MONITOR |
|--------------------------|------------------------------------|
| 2. R | ; OBTAIN WORKSPACE POINTER |
| 3. (SP) | ; OBTAIN PROGRAM COUNTER |
| 4. 09E6 (CR) | ; SET PC FOR LBLA |
| 5. E | : EXECUTE LBLA |
| 6. /FC44 (SP) (CR) | GO TO FC44 |
| 7. LI R12,>0100 (SP) (CR |) : LOAD SOFTWARE BASE ADDRESS FOR |
| | 9901 ON MODULE |



| S 1 | 1 Switch 2 | Settings 3 | 4 | Binary Equal | TM990/310 Module CRU Base Address (Hex) | Register 12 Contents (Hex) |
|--------|---------------|---------------|-----|-----------------|---|-------------------------------|
| ON | ON | ON | ON | 0 | 0100 | 0200 |
| ON | ON | ON | OFF | 1 | 01C0 | 0380 |
| ON | ON | OFF | ON | 2 | 0280 | 0500 |
| ON | ON | OFF | OFF | 3 | 0340 | 0680 |
| ON | OFF | ON | ON | 4 | 0400 | 0800 |
| ON | OFF | ON | OFF | 5 | 04C0 | 0980 |
| ON | OFF | OFF | ON | 6 | 0580 | 0B00 |
| ON | OFF | OFF | OFF | 7 | 0640 | 0C80 |
| OFF | ON | ON | ON | 8 | 0700 | 0E00 |
| OFF | ON | ON | OFF | 9 | 07C0 | 0F80 |
| OFF | ON | OFF | ON | А | 0880 | 1100 |
| OFF | ON | OFF | OFF | В | 0940 | 1280 |
| OFF | OFF | ON | ON | С | 0A00 | 1400 |
| OFF | OFF | ON | OFF | D | 0AC0 | 1580 |
| OFF | OFF | OFF | ON | E | NOT USED | NOT USED |
| OFF | OFF | OFF | OFF | F | NOT USED | NOT USED |

Figure 36. Programming Base Address of TM 990/310 Module
On the terminal the routine looks like this:

```
G
?R
W=FF20
P=FC1A 09E6
?E
FE00 /FC44
FC44 020C LI R12,>100
FC46 0100
FC48
```

The same program change must be made at FCA2 and FCD6. When these are made, return to TIBUG by pressing the ESC key. The memory location just changed can be checked with the M command and the memory location.

To run the program, press the R key (it gives the WP) then (SP) to get the PC. Change the PC to $FC00_{16}$ and execute the program by pressing (CR) and the E key.

Incidentally, after these program changes, the only thing that needs to be done to change the 5MT I/O to the microcomputer module connector P4 is to change the original software base addresses at FC02 = >0100 and FC04 = >0120. No other changes need be made.

FUTURE EXTENSIONS

Now that the system is available there are endless variations that can be accomplished. Here are some that come to mind immediately:

- 1. Change the time interval on Mode 2 by:
 - a. Changing the value in R6
 - b. Changing the value loaded into the clock register
- 2. Add more modules to the 5MT43 and program a different input-output relationship.
- 3. Reprogram so that the program itself shifts the 5MT I/O to the /310 module if a /310 is present. Otherwise, the interface would remain on P4 of the microcomputer module.
- 4. Expand to more modules thru the TM990/310 modules.
- 5. Investigate how interrupts come through the TM990/310 module to the processor. There are some special linkages that must be connected on the /310 module to choose the interrupts that will come through the /310 to the processor.

CONCLUSION

CONCLUSION

It has been quite an experience starting at the first encounter and proceeding to the point where a microcomputer system is up and running and capable of being programmed to sense and control real-world industrial level energy. Components are available to easily apply the systems to many varieties of problem solutions.

Continue the learning process by finding real things to do with the system. Build on it to use it to its full capability and then add to it or replace it with a larger system to expand the applications. And remember, all the software that has been learned will be applicable to the new system applications, to different 9900 family members, and to new family members to be added in the future. Common compatible software is a real advantage. It's built into the 9900 family, so build on it. Good Luck.

A Low Cost Data Terminal

9∢

INTRODUCTION/ MICROCOMPUTER ARCHITECTURES

A Low Cost Data Terminal

ABSTRACT

The architecture of the TMS 9940 Microcomputer is briefly reviewed. The microcomputer portion of a data terminal which currently employs the TMS 8080A Microprocessor is described. An equivalent design, which significantly reduces the chip count by using the TMS 9940 Microcomputer, is discussed in detail. Software comparisons between the two systems are made. A cost analysis of the two designs is discussed.

INTRODUCTION

As the complexity of LSI (large scale integration) electronics continues to increase, the system designer gains more and more freedom in designing low cost systems. One example of this capability is the Texas Instruments (TI) Model 745 Electronic Data Terminal, first introduced by TI in 1975. The Model 745 is a self-contained compact, telecommunications terminal which uses the thermal printing technique to achieve silent operation. The Model 745 features a 58 key, TTY33-compatible modular keyboard with integral numeric keypad, carrier detect indicator, two-key rollover, and key debounce circuitry. The Model 745 is capable of operating in full or half duplex modes at 10 or 30 characters per second, using a character set and code compatible with the American Standard Code for Information Interchange (ASCII).

The particular design of the Model 745 Data Terminal was made possible by the use of a microcomputer system as its controller. The Model 745 incorporates a TMS 8080A Microprocessor as the CPU of the Microcomputer. The purpose of this paper is to show how the Model 745 Terminal could be simplified even further by utilizing the newest addition to the 990/9900 Computer family: the TMS 9940 Microcomputer.

MICROCOMPUTER ARCHITECTURES

TMS 8080A MICROPROCESSOR

The TMS 8080A is an eight-bit general purpose Microprocessor (Figure 1). The TMS 8080A chip contains seven registers and has a 78-instruction repertoire. The chip requires three power supplies (± 12 , ± 5 Vdc) and accepts a two-phase high-level clock input. The TMS 8080A features 64K byte addressing of off-chip memory, and is packaged in a 40-pin package.

MICROCOMPUTER ARCHITECTURE



Figure 1. TMS 8080A Functional Block Diagram

9◀

MICROCOMPUTER ARCHITECTURE

TMS 9940 Microcomputer

The TMS 9940 is a 16-bit general purpose, single-chip microcomputer (*Figure 2*). The TMS 9940 contains 2K bytes of ROM (or EPROM) and 128 bytes of RAM, along with a programmable timer/event counter. The 9940 is software-compatible with the 990/9900 family of microprocessors/minicomputers, and executes 68 instructions. The TMS 9940 requires a single 5-volt power supply and incorporates an (external) crystal-controlled oscillator on the chip. The circuit has 32 bits of general purpose I/O (expandable to 256 bits), and is housed in a 40-pin package.



Figure 2. TMS 9940 Functional Block Diagram

HARDWARE DESIGN

A functional block diagram of the Model 745 Data Terminal is shown in *Figure 3*. The control electronics monitor all terminal inputs and generate all necessary timing and control signals to effect data transfers, cause printhead and paper motion, and create printable characters through the thermal printhead. Each block of the diagram is discussed separately below.





HARDWARE DESIGN

Keyboard

The Model 745 keyboard is a TTY33-compatible, alphanumeric keyboard with an integral numeric keypad. The keyboard is equipped with 54 single-action keys, four alternate action switches, and an indicator lamp which signals that the data carrier signal is being received by the terminal. The control electronics must generate control signals to scan the keyboard and debounce key switch depressions. When a key depression is detected during a scan, the character is encoded and the appropriate action is taken by the terminal. Each scan is total so as to detect possible multiple key depressions. When simultaneous depressions are detected during a scan, neither key is acted upon. This scanning/debounce technique effects a two-key rollover with lockout.

Printhead

The printhead consists of a five by seven dot matrix of 35 heating elements (Figure 4) mounted on a monolithic chip. The chip is mounted on a heatsink, and is connected to the printhead drive electronics through a flexible ribbon cable. Upon receipt of a character from the keyboard or the communications line, the control electronics must generate the appropriate control signals to form the selected character utilizing the five by seven dot matrix format. The PRINT signal is switched on; then the matrix data is transferred to the printhead one column at a time. Each of the 35 heating elements on the printhead contains an SCR which controls the heating current. When both X and Y inputs are positive to a given element, the SCR energizes and reamins on (approximately 10 msec) until PRINT is switched off.

The X and Y address drivers are implemented on two SN98614 linear integrated circuits, each of which consists of six driver circuits. Each driver circuit has a low power TTL-AND input stage and a totem-pole, power transistor output stage. The drivers are enabled by the signal LDPRHD.

PRINTHEAD LIFT

The printhead is lifted to relieve pressure upon the paper during line feed and carriage return operations. The control electronics must generate a signal (LFTHD) to control the solenoid which lifts the printhead.

MECHANISM

▶9

Horizontal movement of the printhead is controlled by a three-phase 15-degree stepping motor. An optical sensor is mounted on the motor shaft to provide feedback for the control of stepping motion during printing and slew motion during carriage return. The print/step cycle operates synchronously up to 35 characters per second. The control electronics must output five signals to control the motor. The STEP and FAST signals are used to control the current in the motor windings; and PHA, PHB, and PHC are drive signals for the three motor phases. The mechanism drive electronics converts these TTL logic level signals into the closed loop controller dc current required by the motor. The optical sensor provides data on motor position so that the control electronics "know" when to apply braking to change phases, or to make other decisions concerning motion of the printhead carriage. The sensor consists of a 24-position slotted, wheel which interrupts a light path between an IR emitting diode and a photosensitive transistor. The sensor issues pulses to the control electronics as the slots interrupt the light path.

Bell

A buzzer (a piezoelectric disc) produces an audible signal at a nominal frequency of 3.2 kHz. Upon receipt of the BEL character from the keyboard or communications line, the control electronics must generate a timed signal (250 ± 25 msec) to produce the sound.





Line Feed

Vertical movement of the paper is controlled by the line feed solenoid which is mechanically coupled to a rachet mechanism. To advance the paper one line, the control electronics must lift the printhead and output a timed signal (15 msec) followed by an off period of 16.8 msec to the line feed solenoid.

EIA INTERFACE

The control electronics must transmit and receive asynchronous serial data in accord with *ANSI Standard for Character Structure and Parity Sense*, X3.16-1966 and *ANSI Standard for Bit Sequence*, X3.15-1967. The TTL-level signals RCVD and XD are converted to standard EIA RS-232-C levels in the EIA interface.

CONTROL ELECTRONICS

The control electronics function is performed by an interrupt driven, stored program microcomputer. As aforementioned the system requirements for the microcomputer I/O consist of:

| Keyboard: | Matrix scan lines |
|----------------|------------------------------------|
| Printhead: | Print data (12),LDPRHD,PRINT,LFTHD |
| Mechanism: | Step,FAST,PHA,PHB,PHC,SENSOR |
| Bell: | BELL |
| Linefeed: | LNFD |
| EIA Interface: | RCVD,XD |

The microcomputer must generate these signals in the specified times and sequences to control the system.

TMS 8080A Microcomputer System

A schematic of the microcomputer design using the TMS 8080A Microprocessor is shown in *Figure 5*. The complete design requires 17 integrated circuits, 41 resistors, one crystal, and one capacitor. The memory consists of 2K bytes of ROM (two TMS 4700's) and 64 bytes of RAM (one TMS 4036). The TMS 5501 is an 8080A peripheral I/O controller which contains a universal asynchronous receiver/transmitter, programmable timers, interrupt prioritization and control, an eight-bit input port, and an eight-bit output port. The eight-bit output port is expanded by using TTL components (7406, 74174, 74175) to provide the necessary number of direct outputs for the keyboard and latched outputs for the static outputs. The input port is expanded using 2to-1 multiplexers (74157) to permit elimination of diodes from the keyboard matrix. Data is sent to the printhead over 12 bits of the address bus by loading the data into the HL registers, and then executing a dummy MOVM instruction while the 74109 JK flipflop outputs the LDPRHD strobe signal. The 74S138, 3-to-8 decoder generates the required chip selects for the various components. The SENSOR input feeds into the TMS 5501 interrupt logic to interface to the TMS 8080A.



Figure 5. TMS 8080A Microcomputer System

94

TMS 9940 Microcomputer System

A schematic of the microcomputer design using the TMS 9940 Microcomputer is shown in *Figure 6*. The complete design requires two integrated circuits, 18 resistors, one crystal, one capacitor and 16 diodes. The internal memory of the TMS 9940 provides 2K bytes of ROM and 128 bytes of RAM. The TMS 9902 Asynchronous Communications Controller is a TMS 9900-family peripheral which contains a universal asynchronous receiver/transmitter and a programmable timer. The 32 I/O lines provided by the TMS 9940 interface to all the I/O functions with 10 lines softwaremultiplexed between the keyboard scan, TMS 9902 control, and printhead data. When P14 through P20 are in the input mode, the keyboard is scanned by sequentially raising P1 through P10 *high* (with the others being held *low*) while switching P14 through P20 to the output mode and outputting *high* signals, isolates P1 through P10 so that they can be used for other purposes. The LDPRHD signal is divided into two signals (LDPRHD1 and LDPRHD2) to obtain an output current sink needed for the SN98614's. The two interrupt inputs are used by the SENSOR input (highest priority) and the INT output from the TMS 9902.

FIRMWARE DESIGN

A block diagram of the Model 745 firmware, *Figure 7*, shows that the system firmware can be divided into three major sections: (1) keyboard scanning and encoding, (2) printhead control, and (3) internal data control. The keyboard and printhead routines represent the major portion of the system: the data control routine is used to direct character processing between the keyboard, the printhead, and the EIA interface.

KEYBOARD ROUTINE

The keyboard is viewed by the control electronics as a matrix of key switches, with all keyboard scanning, debouncing, and encoding done by the microcomputer. The keyboard is scanned once each 4.3 msec. When a key depression is detected, the character is encoded by the addition of a constant number to the row/column number of the key to provide the ASCII code, and the appropriate action is taken by the terminal. (*Note:* In the numeric mode a look-up table is used to provide the ASCII code).

After a depression is detected, 12 msec are allowed for all contact-make bounce to settle out and then scanning resumes at 4.3-msec intervals. No other key depressions are processed by the terminal until the first depression is released. When this occurs, 12 msec are allowed for contact-break bounce, then the keyboard scan again resumes at 4.3msec intervals. Each scan is a complete scan so that multiple key depressions may be detected. When simultaneous depressions are detected, neither key is acted upon, thus effecting a two-key-rollover-with-lockout operation.



Figure 6. TMS 9940 Microcomputer System

PRINTHEAD CONTROL

The microcomputer positions the printhead horizontally by timing different levels of current through the phase windings of the stepping motor. The print/step cycle operates asynchronously up to 35 CPS, with the cycle time divided into three basic segments: settle (11.3 msec), print (10 msec), and step (7.2 msec). Slew time for a full 80 columns is a maximum of 195 msec with backspace operations performed in one character-time. An automatic carriage return/line feed is executed upon receipt of the 81st character in a line. Upon applying power the printhead is backspace to the left margin.

Fault detection methods are used by the microcomputer to prevent damage during power cycling conditions, obstruction of printhead motion, or loss of optical sensor signal. During the print segment, the microcomputer energizes the printhead voltage (PRINT), indexes into the dot matrix table (part of the 2K of ROM) by the ASCII character value, chooses the appropriate dot pattern, and loads the printhead one column at a time. The printhead is loaded during the first 200 μ sec of PRINT; the PRINT signal remains on for 10 msec to allow the thermal sensitive paper to convert.



Figure 7. Model 745 Firmware Structure

The step segment steps the printhead one column by using two timers and the sensor. One timer is used to control pulse widths for the FAST and STEP pulses. These pulses control the amount of current in both the leading and lagging winding of the stepper motor, thus controlling the torque generated by the motor. The sensor signals the beginning of braking. The second timer is used to time the total step and is divided into two segments: The first verifies that the sensor occurred, and the second segment defines the end of the step. The use of the second timer makes the step time independent of when the sensor interrupt occurs so that the microcomputer can compensate for varying friction loads on the printhead.

The carriage return operation will slew the head to column one under control of the microcomputer using two timers and the sensor input. The step current remains on during the entire carriage return to develop high torques in the motor. One timer is used to control the fast pulse, thus controlling the current in the lagging phase of the stepper motor. The second timer is used as a reference to which to compare the sensor information, and this comparison results in the microcomputer accelerating or decelerating the motor to maintain control of printhead speed.

FIRMWARE IMPLEMENTATION

Table 1 lists the number of instructions and memory bytes required to implement the system firmware for both the TMS 8080A and the TMS 9940. The three major sections [(1) keyboard routine, (2) printhead control, and (3) data control] are listed separately, along with the dot pattern table for the five by seven printhead matrix. The number of memory bytes required for each system is 2048 (the number available) and the number of instructions required is 867 for the TMS 8080A and 584 for the TMS 9940.

| | TMS 80 Micropro | 080A cessor | TMS 9940 Microcomputer | | | | |
|-------------|---------------------------|----------------|---------------------------|-------|--|--|--|
| Routine | Number of Instructions | Bytes | Number of Instructions | Bytes | | | |
| Keyboard | 260 | 486 | 178 | 472 | | | |
| Printhead | 411 | 855- | 291 | 884 | | | |
| Control | 196 | 367 | 115 | 352 | | | |
| Dot Pattern | _ | 340 | - | 340 | | | |
| TOTAL | 8 67 | 2048 | 584 | 2048 | | | |

COST ANALYSIS

Table 2 illustrates the component cost for the two microcomputer systems, assuming a production level of 10,000 units. The component cost of the TMS 8080A System is \$48.81, and the cost of the TMS 9940 System is \$22.78. In addition, other cost reductions will be realized from savings in incoming test (17 IC's versus two IC's), PC board area (approximately 45 square inches versus 6 square inches), and associated assembly labor and overhead. In total a significant overall cost savings will be realized in the recurring cost of the end product.

| Table 2. | Component | Cost Analysis |
|----------|-----------|-----------------|
| 14010 2. | Component | 0031 11/10/95/5 |

| TMS 8080A System | \$48.81 |
|------------------|---------|
| TMS 9940 System | \$22.78 |

TMS 9900 Floppy Disk Controller

TABLE OF CONTENTS

| SEC | TION | TITLE | PAGE |
|------|-------|---|-------------------|
| I. | INTF | RODUCTION | 9 -93 |
| II. | SYST | `EM DESCRIPTION | 9 -94 🖊 |
| | 2.1 | Data Terminal | 9-94 |
| | 2.2 | Floppy Disk Drive | 9-96 |
| | | 2.2.1 Floppy Disk | · · 9 -96 |
| | | 2.2.2 Physical Data Structure | · · 9-98 |
| | | 2.2.3 Encoding Technique | 9 -98 |
| | | 2.2.4 Track Format | 9 -98 |
| | | 2.2.5 Cyclic Redundancy Check Character | . 9-98 |
| | | 2.2.6 Reading Data | 9-1 01 |
| | | 2.2.7 Writing Data | 9 -101 |
| | | 2.2.8 Track Formatting | 9-101 |
| | | 2.2.9 Floppy Disk Timing | 9 -102 |
| | | 2.2.7 Troppy Disk Timing | |
| III. | HAR | DWARE DESCRIPTION | 9 -103 |
| | 3.1 | Clock Generation and Reset. | · · 9 -103 |
| | 3.2 | CPU | 9-104 |
| | 3.3 | Memory Control | 9-104 |
| | 3.4 | Disk Read/Write Select | 9-105 |
| | 3.5 | Storage Memory | · · 9-105 |
| | 3.6 | Program Memory. | · · 9-107 |
| | 3.7 | Control I/Q | 9-108 |
| | 3.8 | Floppy Disk Drive Interface | 9-108 |
| | 3.9 | Index Pulse Synchronization | 9-1 09 |
| | 3.10 | Read Pulse Synchronization | 9 -110 |
| | 3.11 | Bit Detector | 9 -110 |
| | 3.12 | Bit Counter | |
| | 3.13 | Write Control and Data | 9-111 |
| | 3 14 | Data Shift Register | 9-111 |
| | 3 1 5 | Clock Shift Register | 9-112 |
| | 0.10 | Olek onne Register | |
| IV. | DISK | ETTE DATA TRANSFER | 9-113 |
| | 4.1 | Disk Write Operations. | 9-113 |
| | 4.2 | Disk Read Operations | 9-11 6 |
| | | 4.2.1 Clock and Data Bit Detection | 9 -116 |
| | | 4.2.2 Clock/Data Separation | 9 -120 |
| | | 4.2.3 Byte Synchronization | 9 -120 |
| | | 4.2.4 Reading Disk Data | 9 -121 |
| | 4.3 | Read/Write Logic Combination | 9-121 |
| | | | 0 |
| V. | SOF | ΓWARE | |
| | 5.1 | Software Interface Summary | 9-126 |
| | 5.2 | Control Software | 9-126 |
| | | 5.2.1 Floppy Disk Control Program | 9-128 |
| | | 5.2.2 Operator Commands | 9-128 |
| VI. | SUM | MARY | 9 -130 |

LIST OF ILLUSTRATIONS

TMS 9900 **Floppy Disk** Controller

25.

26. 27.

28.

29.

30.

31.

32.

| FIGURI | E TITLE | PAGE |
|--------|--|-------------------|
| 1. | TMS 9900 Floppy Disk Controller System | 9 -94 |
| 2. | TI 733 KSR Terminal | 9 -94 |
| 3. | Data Transmission Format | 9 -95 |
| 4. | Terminal Interface | 9 -95 |
| 5. | Floppy Disk Drive | 9 -97 |
| 6. | Diskette Envelope and Diskett | 9- 97 |
| 7. | F M Data Pattern .1011 | 9 -98 |
| 8. | Track Recording Format | 9 -99 |
| 9. | Hardware CRC Generation | 9 -100 |
| 10. | Clock Generation and Reset | 9-103 |
| 11. | TMS 9900 CPU | 9 -104 |
| 12. | Memory Control | 9-104 |
| 13. | Disk Read/Write Select | 9-105 |
| 14. | Storage Memory | . , 9 -106 |
| 15. | Program Memory | 9-107 |
| 16. | Control I/O | 9-108 |
| 17. | Floppy Disk Drive Interface | 9 -109 |
| 18. | Index Pulse Synchronization | 9-1 09 |
| 19. | INDSYN Timing | 9-110 |
| 20. | Read Pulse Synchronization. | · . 9-110 |
| 21. | Bit Detector. | 9-11 1 |
| 22. | Bit Counter | 9-111 |
| 23. | Write Control and Data | 9-112 |
| 24. | Data Shift Register. | 9-1 12 |

PAGE

LIST OF TABLES

TABLE

| 1. | RS-232C Signal Levels |
|-----|----------------------------------|
| 2. | Memory Address Assignments |
| 3. | Write Clock Patterns |
| 4. | Bit Shift Direction |
| 5. | Worst-Case Pattern Load Values |
| 6. | Data Mask |
| 7. | Bit Detector Counter Load Values |
| 8. | CRU Address Assignments |
| 9. | Operator Commands |
| 10. | Command Entry Parameters |
| 11. | Command Summary |

TMS 9900 Floppy Disk Controller

TITLE

•~

PAGE

. 9

SECTION 1

INTRODUCTION

This application report describes a TMS 9900 microprocessor system which controls a floppy disk drive and interfaces to an RS-232C type terminal. In addition to providing useful information for the design of a similar system, this application report also shows many of the design considerations for any TMS 9900 microprocessor system design.

The floppy disk is rapidly becoming the most widely accepted bulk storage medium for microprocessor systems. Using standard encoding techniques, a single floppy disk will contain in excess of 400K bytes of unformatted data. Access time to a random record of data is vastly superior to serial media such as cassettes and cartridges, and the medium is both non-volatile and removable.

The use of a microprocessor in the floppy-disk controller or "formatter" is desirable for a number of reasons. The number and cost of components is reduced: this design contains 24 integrated circuits, while random-logic designs typically contain more than 100. The commands from the user interface (in this case, the terminal) to the controller may be more sophisticated, relying on the microprocessor to intrepret the commands. The microprocessor also enables the controller to perform diagnostic functions, both on the controller itself and on its associated drives, not available with a random-logic system.

The Texas Instruments TMS 9900 microprocessor is particularly well-suited to this application. The TMS 9900 is a 16-bit microprocessor capable of performing operations on single bits, bytes, and words. The CRU provides an economical port for bit-oriented input/output, while the parallel memory bus is available for high-speed data. The speed of operation of the TMS 9900 minimizes additional hardware requirements. The powerful memory-to-memory instruction set and large number of available registers simplify software, both in terms of number of assembly language statements and total program memory requirements.

SYSTEM DESCRIPTION

SECTION II

SYSTEM DESCRIPTION

Figure 1 illustrates the relationship of the system elements. Commands are entered by the user at the terminal. These commands are serially transmitted to the controller. The controller interprets the commands and performs the operations specified, such as stepping the read/write head of the drive to a particular track, and reading or writing selected data.



Figure 1. TMS 9900 Floppy Disk Controller System

2.1 DATA TERMINAL

The terminal used in this design is the Texas Instruments 733 KSR Silent Electronic Data Terminal (see Figure 2). Slight modifications to the software will allow the use of virtually any RS-232 terminal.



Figure 2. TI 733 KSR Terminal

The 733 KSR consists of a keyboard, printer, and a serial-communication line to the controller. The keyboard enables the operator to enter control commands and data for storage on floppy disc. The printer is used for echoing operator entries, data printout, and reporting of operational errors. The serial interface is full duplex, allowing data transmission both to and from the data terminal simultaneously.

Characters entered on the keyboard are transmitted to the controller in 7-bit ASCII code using asynchronous format, and characters to be printed are sent from the controller to the terminal in the same way. Transmission speed is 300 baud. The format for data transmission is shown in Figure 3.





The line idle condition is represented by a logic one. When a character is to be transmitted, the ASCII character is preceded by a zero bit, followed by the 7-bit ASCII code, even parity bit, and the logic-one stop bit. Any amount of idle time may separate consecutive characters by maintaining the logic-one level. Reading data is accomplished by continuously monitoring the line for the one-to-zero transition at the beginning of the start bit. After delaying one-half bit time (1.67 ms) the line is again sampled to ensure that the start bit is valid. If so, the line is sampled each bit time (3.33 ms) until all of the bits of the character have been sampled. The initial one-half bit delay causes subsequent samples to be taken at the theoretical center of each bit, thus providing a margin for distortion due to time base differences between the transmitter and receiver.

The control signals for the terminal are shown in Figure 4.



Figure 4. Terminal Interface

SYSTEM DESCRIPTION

Detailed description of the signals is provided in *Electronics Industriès Association Standard RS-232C*. The signals used in this design are briefly described below.

- DTRE Data Terminal Ready is always on when power is applied to the controller, enabling operation of the serial interface by the terminal.
- RTSE Request to Send is on when a character is transmitted from the controller to the terminal.
- XMTDE Transmitted Data from the controller to the terminal.
- RCVDE Received Data from the terminal to the controller.

Signal levels conform to EIA Standard RS-232C, as shown in Table 1.

Table 1. RS-232C Signal Levels

| Voltage Level | Data (XMTDE,RCVDE) | Control (DTRE,RTSE) |
|---------------|-----------------------|------------------------|
| -25 to -3 VDC | 1 | OFF |
| +3 to +25 VDC | 0 | ON |

The other important parameter for interfacing to the terminal is the amount of time required for a carriage return by the printer, which is 200 ms maximum for the 733 KSR.

2.2 FLOPPY-DISK DRIVE

The floppy-disk drive (Figure 5) is the electromechanical unit in which the recording medium, the floppy disk is inserted. The drive contains the electronics which control the rotation of the floppy disk, the reading and writing of data, and the positioning of the read/write head to select a particular track on the diskette.

2.2.1 Floppy Disk

The floppy disk, or diskette, is the recording medium (see Figure 6). It is enclosed in a plastic protective envelope which keeps foreign particles away from the recording surface. The inner material of the envelope is specially treated to minimize friction and static electricity discharge. The read/write head opening enables the head to come in contact with the recording surface. The index-access hole enables detection of the index hole.

When the index hole in the diskette becomes aligned with the index-access hole, an optical sensor generates the index pulse, providing a reference point for the beginning of each track. There are 77 concentric tracks for recording data. A particular track is accessed by moving the read/write head radially until the desired track is located.



Figure 5. Floppy Disk Drive



Figure 6. Diskette Envelope and Diskette

9∢

2.2.2 Physical Data Structure

The 77 tracks on a diskette are numbered from 00 (outermost) to 76 (innermost). Each track is subdivided into 26 sectors, or records, numbered sequentially from 1 to 26. Each sector consists of two fields: the ID field, which contains sector identification (track and sector number) and the data field, which contains 128 — bytes of data.

2.2.3 Encoding Technique

The encoding technique used for representation of data on the diskette is a form of frequency modulation (FM), as shown in Figure 7. Each bit period is 4 microseconds long, resulting in a data-transfer rate of 250K bits per second. A pulse occurs at the beginning of each normal bit period. This pulse is called the clock pulse. If the data bit is a one, a pulse will occur also in the middle of the bit period, $2 \mu s$ after the clock bit. If the data bit is a zero, no pulse occurs in the middle of the bit period.



Figure 7. FM Data Pattern 1011

Selected clock bits are deleted in special characters called marks. The absence of the clock bits results in unique sequences, used for synchronization at the beginning of fields.

2.2.4 Track Format

Each track is formatted to provide 26 "soft" sectors. The term soft sectoring means that the beginning of each sector is encoded on the medium through a unique bit sequence. Each of the sectors is separated by a gap of dummy data. Each of the two fields (ID and data) in each sector are also separated by a gap. The first byte of each field is a mark in which the clock pattern for the byte is $C7_{16}$ rather than FF_{16} . The organization of data and clock bits on each track is shown in Figure 8.

2.2.5 Cyclic Redundancy Check Character

The last two bytes at the end of each ID and data field comprise the 16-bit cyclic redundancy check character (CRC). The CRC is generated by performing modulo-2 division on the data portion of the entire field (including the mark) by the polynomial $X^{16} + X^{12} + X^5 + 1$. Before generation of the CRC begins, γ the initial value is FFFF₁₆.

The analogous hardware operation is illustrated in Figure 9. All flip-flops are initially set to one. Each data bit in the field, beginning with the MSB of the mark byte, is shifted into the logic at DATAIN. The previous

| TMS 9900 Floppy Disk Controller | | | | | | | |
|---------------------------------------|----------------------|--|--|--|--|--|--|
| | PRE INDE X GAP | | | | | | |
| L | DATA GAP | | | | | | |
| | DATA FIELD 26 | | | | | | |

| | | A PRE GAP GAP | } | | | | <u> </u> | | | | | | | |
|------|------|----------------------|----------|---------|----------|----|---------------|-----------|------------------|---------------|------------|----------|-------------------|---|
| L | 1 | DAT, GAP | | | | 7 | FF16 | CRC2 | | | | | | |
| | | DATA FIELD 26 | | | | 9 | F16 | ũ | | | | | | |
| | | 0 GAP | | | | | <u> </u> | õ | | | | | | |
| | | S8 FIELD 28 | | | | сл | FF16 | 8 | | | | | | |
| | | <u>کے ج</u> | Ĩ | | | | 16 | OR BER | | - | 2 2 | | | |
| | | DAD | | | | ч | <u>ц</u> ц | SECT | | 13 FF | ĊŔ | | | 1 |
| | | PATA FIEL | | | | ĸ | FF16 | 8 | | 130 FF1c | CRC1 | | | ; |
| | | GAF | | | | | | π | | ┝ | | | | I |
| | | | FF16 | D716 | FF 16 | 7 | FF16 | TRACK | -F ₁₆ | 2-129 FF1e | DATA | F16 | FF ₁₆ | 1 |
| | | DATA GAP | - ¥o | = *> | CK = 1 | - | 16 | 9 | CK = F | | 5 OR 16 | ČK = F | ock + | (|
| | | DATA FIELD 1 | 00, כונ | 19, CL(| 00, CLC | | 5 | Ľ | 00, CLO | | FB16 F8 | 00, CLO | 10 °C | i |
| | | D GAP | DATA = | TA = F0 | DATA = | | CLOC | DATA |) = ATA | CLOCI | DATA |)ATA = (| DATA = | |
| | | ID FIELD 1 | SYTES, I | YTE, DA | SYTES, I | | /TES: | | IVTES, D | BYTES: | | VTES, C | BYTES, | |
| | | GAP 1 | - 46 | 8 | - 32 [| | - 7 8' | | - 17 E | - 131 | | - 33 B | - 241 | |
| | IAT | TRACK MARK | EX GAP | ARK | | | | | | و | | | K GAP | |
| INDE | FORM | POST INDEX GAP | | ACK M. | AP 1 | | FIELD | | GAP | TA FIE | | TA GAF | E INUE) 001284 | |
| | | | 2 | 1 | õ | | ō | | ₽ | DA | | DA | PR AO | |

9∢

SYSTEM DESCRIPTION

TMS 9900 Floppy Disk Controller



MSB is exclusive ORed with the new input bit to generate a feedback term. This feedback term is stored in the LSB of the register, and is also exclusive ORed with other terms of the CRC. After all data bits of the field have been shifted in, the value in the register is the CRC. The most-significant byte is CRC1 and the least-significant byte is CRC2.

When reading the field, the identical operation is performed, presetting all flip-flops and shifting in all data bits. When reading, it is convenient to also shift in the CRC, causing the resultant value in the register to finally become all zeroes.

In this design, the CRC is calculated by software; however, the algorithm is identical.

2.2.6 Reading Data

The procedure for reading diskette data is as follows:

- 1. Search the serial-bit string for the ID mark (clock = $C7_{16}$, data = FE_{16}).
- 2. Read the next four bytes to determine if the desired sector has been located. If not, return to 1.
- 3. Read the CRC for the ID field and compare it to the expected value. If incorrect, report error and/or return to 1.
- 4. Search the serial-bit string for either the data mark (clock = $C7_{16}$, data = FB_{16}) or the deleted-data mark (clock = $C7_{16}$, data = $F8_{16}$).
- 5. Read the next 128 bytes and save.
- 6. Read the CRC for the data field and compare it to the expected value. If incorrect, report error and/or return to 1.

Normally, if the process is not completed before two index pulses are detected, indicating a complete diskette revolution, the try has failed. Either a retry will be performed, or an error is reported.

2.2.7 Writing Data

When writing data, the sector is located as in steps 1 through 3 above. Then, the 1D gap, the data field complete with CRC, and a pad byte (data = 0, clock = FF_{16}) are written.

æ.,

2.2.8 Track Formatting

The formatting process consists of writing all of the gaps, track mark, ID fields, and data fields, putting dummy data into the data bytes of the data field. After a track is formatted, only the ID gap, data field,

and the first byte of the data gap are altered when updating sectors. The number of bytes in the pre-index gap will possibly vary slightly, due to variations in the speed of revolution of the diskette.

2.2.9 Floppy-Disk Timing

Several important timing parameters pertain to the operation of the disk drive:

| Bit transfer rate | 250,000 bits/second | | |
|------------------------------------|---------------------|--|--|
| Track-to-track stepping time | 10 milliseconds | | |
| Settling time (before read/write) | 10 milliseconds | | |
| Rotational speed | 360 RPM ±2% | | |
| Head load time (before read/write) | 35 milliseconds | | |

Thus, data is transferred at a rate of 250K bits/second, or 31.25K bytes/second $\pm 2\%$. Stepping the head each track position requires 10 ms. An additional 10 ms delay must be observed after the final step before reliable data may be written or read. A delay of 35 ms must occur after the head is loaded ($\overline{RDY} = 0$) before reliable data may be written or read.

SECTION III

HARDWARE DESCRIPTION

A complete logic diagram of the system is contained in the center of this report. The operation of each section is described separately.

3.1 CLOCK GENERATION AND RESET

The TIM 9904 is used to generate the 4-phase MOS clocks for the TMS 9900 (see Figure 10). Ten ohm resistors are connected in series to the clock lines for damping. The TIM 9904 should always be located physically close to the TMS 9900 to minimize the length of the conductor run for the MOS clocks. The $\overline{\phi3}$ TTL-level output is used in the synchronous disk read/write control logic.



Figure 10. Clock Generation and Reset

A 48 MHz, third overtone crystal causes the clock frequency to be 3 MHz. The inductor of the LC tank circuit need not be variable; however, in wire-wrap prototypes the capacitance due to interconnect is difficult to predict. The OSCIN input is held high to disable the external clock input.

The RC input to the Schmitt-D input provides power-on detection. The RESETIN input is connected to an external pushbutton. The 100 ohm series resistor reduces contact arcing, thereby extending switch life.

3.2 CPU

The TMS 9900 requires a minimum of external logic. Note that both the data and address buses are connected directly to the memory and disk read/write control logic without buffering as shown in Figure 11. This is due to the ability of the TMS 9900 outputs to sink up to 3.2 mA with 200 pF capacitive load.

The READY input is used to synchronize data transfers to and from the disk read/write control logic, eliminating the need for buffer registers. The \overline{HOLD} , \overline{LOAD} , and interrupt functions are not used in this design and are tied to their inactive (high) level.

3.3 MEMORY CONTROL

Memory control logic, shown in Figure 12, consists of a simple decode of the high-order address lines, enabled by $\overline{\text{MEMEN}}$. Memory enabling signals are generated for EPROM (ROMSEL-), RAM (RAM-SEL-), and the disk interface (DISKSEL-). Table 2 shows the memory address assignments.



Figure 12. Memory Control



Figure 11. TMS 9900 CPU

| Signal | A0 | A1 | Address Space | Function | Actually Used |
|----------|----|----|------------------|----------|------------------|
| ROMSEL- | 0 | 0 | 000-3FFF | EPROM | 000-07FF |
| DISKSEL- | 0 | 1 | 4000-7FFF | Disk | 7F8E-7FFE |
| RAMSEL- | 1 | 0 | 8000-BFFF | RAM | 8000-81FF |
| | 1 | 1 | COO0-FFFF | Not Used | |

Table 2. Memory Address Assignments

Each of the enabling signals will be active when a memory cycle is being performed ($\overline{\text{MEMEN}} = 0$) accessing its address space.

3.4 DISK READ/WRITE SELECT

The DISKSEL signal is further decoded to generate separate select lines for disk read (DISKRD-) and disk write (DISKWT-) operations.

 $DISKRD = (\overline{DISKSEL}) (\overline{DBIN}) (A14-)$, and $DISKWT = (\overline{DISKSEL}) (\overline{DBIN}) (A14)$.

Disk read and write operations are specified by different addresses, and are selected only when the DBIN signal is at the proper level for the direction of transfer (see Figure 13). This is required because of the sequence of machine cycles performed by the TMS 9900 when performing a memory-write operation. In the MOV instruction, the CPU first fetches the contents of the memory location to be altered, then replaces this value with the source operand. In this design, the disk read and write



Figure 13. Disk Read/Write Select

operations are controlled by the READY line to synchronize data transfers. If read and write signals were not generated separately, there would be ambiguity with respect to the type of operation desired.

This applies to all memory-mapped interfaces in TMS 9900 systems, i.e., the MOV instruction will cause a read operation to precede the write operation to the specified destination address.

► 3.5 STORAGE MEMORY

Storage memory, shown in Figure 14, is used for implementing workspace registers, maintenance of software pointers and counters, and buffering of a full sector of data.

HARDWARE DESCRIPTION

TMS 9900 Floppy Disk Controller



Figure 14. Storage Memory

This design utilizes four TMS 4042-2 RAMs, resulting in a 256-word array of RAM for temporary storage. This 256-word array may be addressed at locations 8000-BFFF, causing each memory location to be multiply defined (e.g., memory address 8000 selects the same word as memory address 8200). For simplificity, RAM will be referred to only as locations 8000-81FF.

Access times for the TMS 4042-2 are sufficiently fast to allow the TMS 9900 to access RAM without any wait states, thus READY will always be true when RAM is addressed. The output enable (\overline{OE}) inputs require that the DBIN output from the TMS 9900 be inverted to gate RAM onto the data bus. The \overline{WE} output from the TMS 9900 is directly compatible with the R/ \overline{W} input. Data and address lines are connected directly to the CPU.

3.6 PROGRAM MEMORY

Program memory (Figure 15) is used for storage of the machine code program to be executed by the TMS 9900. Also, constants, the RESET vector and XOP vectors are contained in this space.



Figure 15. Program Memory

Two TMS 2708 erasable programmable read-only memories (EPROMs) comprise the program memory for this design, resulting in 1024 words of EPROM. EPROM is addressed at memory locations 0000-3FFF. Since these addresses are multiply defined, EPROM will be described only as memory addresses 0000-07FF. Access times for the TMS 2708 are such that no wait states are required.

9∢

3.7 CONTROL I/O

All of the control and status signals which require individual testing, setting, or resetting are implemented on the CRU, the bit addressable I/O port for the TMS 9900.

The benefits of using the CRU for these functions is twofold. First, eight bits of input and eight bits of output can be implemented with two 16-pin devices, which are substantially smaller and lower in cost than if these functions were implemented on the parallel-data bus. The second benefit is increased software efficiency. Control and status testing operations can be performed with single one-word instructions, rather than the ORing, ANDing, and maintenance of software images necessary when performing single-bit I/O on the memory bus.

Eight bits of output are implemented with the TIM 9906 8-bit addressable latch. The CRUCLK line must be inverted for input to the TIM 9906. The eight input bits are implemented using the TIM 9905 8-to-1 multiplexer. Individual I/O bits are selected using the three least-significant address lines, A12-A14. The control I/O is illustrated in Figure 16.



Figure 16. Control I/O

3.8 FLOPPY-DISK-DRIVE INTERFACE

All outputs to the drive are 7406 open-collector, high-voltage and current drivers. Pullups for the output signals are provided in the drive electronics. All inputs are terminated by 150 ohm pullup resistors to +5 volts, and are buffered and inverted. All input and output signals are active low.

 \overline{SEL} – Active when a stepping operation or a data transfer is being performed.

- \overline{RDY} Active when the disk is ready to perform a stepping or transfer operation (i.e., $\overline{SEL} = 0$, diskette is in place, door is closed, power is furnished to the drive).
- $\overline{\text{STEP}}$ A minimum 10 µs pulse causes the read/write head to move one track position in the direction selected by $\overline{\text{STEPUP}}$.
- <u>STEPUP</u> When <u>STEPUP</u> = 0, the read/write head moves in one track position. When <u>STEPUP</u> = 1, the head will move out (toward track 00).
- $\overline{\text{TRK00}}$ Active when the read/write head is located on the outermost track (track 00).
- INDEX As the diskette rotates in the drive, the index pulse occurs once per revolution, providing a reference point for the beginning of each track.
- $\overline{\text{WRITE ENABLE}}$ This signal must be active a minimum of 4 μ s before a write operation begins, and must be maintained active during the entire write operation.
- $\overline{\text{WRITE DATA}}$ This signal contains a series of pulses representing the data to be written to the disk in the FM format previously described.
- **READ DATA** This signal contains a series of pulses representing the data to be read from the disk in the FM format previously described.

Figure 17 illustrates the floppy-disk-drive interface.

3.9 INDEX PULSE SYNCHRONIZATION

Since the index pulse is a term in some of the expressions that are sampled by the CPU, it must be synchornous to the CPU. The circuit shown in Figure 18 generates a signal one ϕ 3 clock cycle long at the beginning of each index pulse from the drive. RDY will be inactive when the drive is turned off or the door is open, thus connection of RDY to the preset input of the flip-flop shown causes INDSYN to be active as long as RDY = 0 (see Figure 19). Forcing INDSYN to be one when RDY = 0 prevents the CPU from remaining in a wait state when the drive is disabled during data transfer.







Q.



Figure 19. INDSYN Timing

3.10 READ PULSE SYNCHRONIZATION

The read-pulse synchronization logic, Figure 20, generates an active signal, BITIN, one clock cycle long each time a read pulse is detected during read operations. During write operations BITIN is maintained at a logic-one level.



Figure 20. Read-Pulse Synchronization

3.11 BIT DETECTOR

The bit detector, Figure 21, consists of a 74LS163 counter and random logic contained in PROM. During write operations, the counter is used to time the $2 \mu s$ spacing between clock bits and data bits. During read operations the bit detector is used to determine the time interval between successive read pulses. The key signal generated by the bit detector is BITTIME, which is active for one clock cycle every $2 \mu s$ during disk writing, and which is active each time a one or zero bit is detected during read operations.

3.12 BIT COUNTER

The bit counter, Figure 22, is a 74LS163 used to count the number of bits currently read or written during disk-data transfers. Each time a clock or data bit is detected or written (BITTIME = 1) the bit counter is



A0001297

Figure 21. Bit Detector

incremented. The two key outputs are BCNTA and BCNT = 15. BCNTA is the least-significant bit of the counter and is used to alternately select clock (BCNTA = 0) and data (BCNTA = 1) bits as the counter increments. BCNTA = 15 is active when a complete byte has been read or written. This signal establishes byte boundaries for the data and is used to synchronize the parallel data from the CPU to the serial-bit string and from the disk.



3.13 WRITE CONTROL AND DATA

Writing to the diskette is controlled by $\overline{WRITE\ ENABLE}$, which is the inverted and buffered WTMODE signal. WTMODE is active when a write operation has been initiated by the CPU. The $\overline{WRITE\ DATA}$ signal is a series of negative pulses representing FM data to be recorded on the diskette. Figure 23 illustrates write control and data.

3.14 DATA SHIFT REGISTER

The data shift register, see Figure 24, is used for accumulation of data bits during read operations and storage of data bits to be shifted out during write operations. Data is transferred to and from the CPU via the eight most-significant data lines (D0-D7). The data shift register is device type 74LS299.

9.



Figure 23. Write Control and Data

3.15 CLOCK SHIFT REGISTER

The clock shift register, Figure 25, is used for accumulation of clock bits during read operations and storage of clock bits to be shifted out during write operations. The clock shift register is device type 74198, which has separate parallel inputs and outputs. Three address lines, A9-A11, are connected to the parallel inputs. As data is loaded into the data shift register during write operations, these three address lines select the clock pattern for that byte (i.e., C7 for ID and data marks, D7 for track mark, FF for normal data). The parallel outputs (CLK0-CLK7) are used to detect mark clock patterns during read operations.



Figure 24. Data Shift Register

Figure 25. Clock Shift Register

9

SECTION IV

DISKETTE DATA TRANSFER

The previous section described the various functional blocks in the TMS 9900 floppy-disk controller. However, detailed information was not provided with respect to the logical relationships and timing of the control signal in the read/write control logic.

Most of the read/write control logic varies in function depending on the direction of transfer. This section will describe the operation of the logic separately for read and write operations. After both operations have been completely described, the combined operation will be explained.

4.1 DISK-WRITE OPERATIONS

Disk writing is initiated by executing an instruction which writes data to the data shift register (i.e., when DISKWT- = 0). When this transfer occurs, READY is held low until a byte boundary occurs (BCNT = 15), then READY becomes active, permitting completion of the write cycle. In this way, the data transfers are synchronized to the serial bit string.

To complete the transfer, READY must be active to the CPU, and the CLKSH, DTASH, and REGLD signals to the clock and data shift registers must be active to permit loading. READY = CLKSH = DTASH = REGLD = (DISKWT) (A13) (BCNT = 15) + ...

The preceding equation indicates that the disk write must be performed with A13 = 1 for data transfer on byte boundaries. When formatting a track, the write operation must be synchronized with the index pulse, and the bit counter must be cleared regardless of its current state. When this type of write operation is to be performed, A13 must be 0.

READY = CLKSH = DTASH = REGLD = (DISKWT) (A13) (BCNT = 15) + (DISKWT) (A13-) (INDSYN) + . . .

 $BCLR = (\overline{DISKWT}) (\overline{A13}) (\overline{INDSYN} + \dots$

As the data byte is loaded into the data shift register, address lines A9, A10, and A11 select the clock pattern to be loaded into the clock shift register (see Table 3).

9₄

| A9 | A10 | A11 | Clock Pattern |
|----|-----|-----|-----------------------|
| 0 | 0 | 0 | C7 (ID and Data Mark) |
| 0 | 0 | 1 | D7 (Track Mark) |
| 1 | 1 | 1 | FF (Normal Data) |
| | 1 1 | | |

Table 3. Write Clock Patterns

When the transfer is complete to the clock and data shift registers, the write mode (WTMODE) flip flop is set, causing $\overline{\text{WRITE ENABLE}}$ to become active. If another byte is not written at the next byte boundary, WTMODE is reset, causing the control logic to revert to the read mode (RDMODE = 1). Also, control reverts to read mode and the bit counter is cleared when the index pulse occurs and when no write operation synchronized to the index pulse is being performed. This is useful when formatting a track, since $\overline{\text{WRITE ENABLE}}$ will automatically be turned off when the second index pulse occurs. If an index pulse occurs during a write operation with A13 = 1, the CPU proceeds, but no data transfer takes place.

WTMDD = (WTMODE) (BCNT = 15-) (INDSYN-) + (DISKWT) (A13) (BCNT = 15) + (DISKWT) (A13-) INDSYN)

 $BCLR = \overline{INDSYN + \ldots}$

 $READY = (DISKWT) [(A13) (BCNT = 15) + INDSYN)] + \dots$

While WTMODE = 1, write data is generated by alternately shifting out bits from the clock and data shift register every two microseconds. Shifting of the clock shift register occurs when CLKSH = 1, and shifting of the data shift register when DTASH = 1. The shift is enabled by BITTIME, which is active for one clock cycle every $2 \mu s$ by loading the counter with 10_{10} each time TCNTCY = 1.

BITTIME = (WTMODE) (TCNTCY) + \dots

TCNTLDD = TCNTLDB = WTMODE + . . .

CLKSH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA-) (BITTIME) + . . .

DTASH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA) (BITTIME) +...

WRTDTAD = (WTMODE) (BITTIME) [(CLK0) (BCNTA-) + (DTA0) (BCNTA)]

9 On even bit counts (BCNTA = 0) clock bits are shifted, and on odd bits (BCNTA = 1) data bits are shifted, producing the desired interleaving of clock and data bits. (See Figure 26.)

÷...

.....

2



9

4.2 DISK READ OPERATIONS

Any time disk write operations are not being performed, the read/write control logic defaults to the read mode (RDMODE = 1). The following functions are performed to enable the CPU to read diskette data:

- 1. Conversion of FM to digital data;
- 2. Separation of clock and data bits;
- 3. Byte synchronization of the bit string;
- 4. Assembly of the seria data into bytes to be ready by CPU.

4.2.1 Clock and Data Bit Detection

Clock and data bits read from the disk are represented as a series of pulses. Each logic one clock or data bit is simply a pulse. Logic zero data and clock bits are indicated by the absence of a pulse between two pulses separated by a full data period $(4 \ \mu s)$. Under ideal circumstances, detection of zero bits could be achieved by simply measuring the time between pulses. If $t_{P2}-t_{P1} = 2 \ \mu s$, no zero bit is present; and if $t_{P2}-t_{P1} = 4 \ \mu s$, a zero bit occurs between the two pulses.



Three phenomena make zero-bit detection more complex:

- 1. Variations in rotational speed of the disk;
- 2. Uncertainty of measured delays when using synchronous counters;
- 3. Apparent positional distortion or "bit-shifting" resulting from the tendency of pulses to move away from adjacent pulses.

Disk speed variations are typically specified at $\pm 2\%$ by diskette drive manufacturers. Figure 27 illustrates the bit shifting phenomenon:





9

Pulses in the string have a tendency to move away from each other, and the closer together the pulses, the stronger the tendency to separate. A zero bit causes contiguous pulses to move toward each other, reducing pulse separation and complicating zero detection.

The bit detector is used to generate the synchronous signal BITTIME, which is active when a one or zero bit has been detected.

BITTIME = (RDMODE) (BITIN) + . . .

Detection of zero bits is accomplished by measuring the time between successive pulses. When TCNTCY = 1 and BITIN = 0, a zero bit is detected.

BITTIME = (RDMODE) (BITIN + TCNTCY) + \dots

Data and clock bits could be detected by measuring the time between read pulses, and if this time is greater than $3 \mu s$, a zero bit is present; otherwise, no zero bit is present. Since the read pulse is asynchronous to the system, the time between pulses can only be measured to an accuracy of 333 ns (±1 clock cycle). For example, if the counter in Figure 28 is loaded with seven, no zero will be detected if the time between pulses ($tp_2 - t_{p_1}$) is less than 3.0 μs , and a zero will always be detected if $t_{p_2} - t_{p_1} > 3.333 \ \mu s$. If 3.0 $\mu s < t_{p_2} - t_{p_1} < 3.333 \ \mu s$, an ambiguity occurs in that a zero may or may not be detected. Similarly, if the counter is loaded with eight rather than seven, no zero bit will be detected if $t_{p_2} - t_{p_1} < 2.667 \ \mu s$, a zero bit will be detected if $t_{p_2} - t_{p_1} < 2.667 \ \mu s$, a zero bit will be detected if $t_{p_2} - t_{p_1} < 3.0 \ \mu s$. Most floppy-disk drive manufacturers specify that the maximum shift for any bit is 500 ns. Thus, two consecutive 1 bits may be separated by nearly 3.0 μs , and two 1 bits separated by a zero bit may shift toward each other to result in a minimum separation of nearly $3.0 \ \mu s$. The combined distortion of consecutive 1 bits never fully reaches 1 μs , but the 667 ns margin provided by loading the counter with either seven or eight does not provide for reliable, accurate reading of data. (See Figure 28.)

As stated previously, adjacent 1 bits affect the direction of distortion of a particular 1 bit, with the closest pulses having the greatest effect. Empirical observation indicates that only the two bit positions on either side of a pulse have significant effect on a pulse, as shown in Table 4.

Table 4. Bit Shift Direction

| Bit n-2 | Bit n-1 | Bit n | Direction of Disturtion For Bit n | Bit n+1 | Bit n+2 |
|------------|------------|----------|---|------------|------------|
| 0 | 1 | 1 | | 0 | 1 |
| 0 | 1 | 1 | _ | 1 | 0 |
| 0 | 1 | 1 | ← | 1 | 1 |
| 1 | 0 | 1 | _ | 0 | 1 |
| 1 | 0 | 1 | ~ | 1 | 0 |
| 1 | 0 | 1 | ← | 1 | 1 |
| 1 | 1 | 1 | \rightarrow | 0 | 1 |
| 1 | 1 | 1 | → | 1 | 0 |
| _1 | 1 | 1 | - | 1 | 1 |

9∢

DISKETTE DATA TRANSFER



Figure 28. Bit Detection Timing and Logic

The most difficult detection problem is that of differentiating between two contiguous 1 bits which are shifted away from each other (worst case 11) and two 1 bits separated by a zero bit where the 1 bits move toward each other (worst case 101). The worst case 11 occurs in the patterns

| Pattern A Pattern B | 0 1 | 1 0 | ← → | → 1 1 ← | 1 0 | 0 1 | , and |
|------------------------|---------------|---------|------------------|------------------|------------|---------------|-------|
| he worst case 101 o | occurs in the | pattern | ıs | | | | |
| | | | | | | | |
| | | | - > | | ← | | |
| Pattern C | 0 | 1 | → 1 | 0 | ← 1 | 1 | , and |
| Pattern C Pattern D | 0 1 | 1 1 | → 1 1 | 0 0 | ← | I 1 | , and |

The timing logic is such that the period of uncertainty does not lie in the area where a severely distorted pulse will occur; that is, when the worst case 11 can occur, and $t_{P2} - t_{P1} < 3.0 \,\mu$ s, the logic always

.9

indicates that no zero was detected; when the worst case 101 can occur and $t_{P2} - t_{P1} > 3.0 \,\mu$ s, a zero is always detected. To accomplish this, the value loaded into the counter is shown in Table 5.

Table 5. Worst Case Pattern Load Values

| Pattern | Bit n-2 | Bit n1 | Bit n | Bit n+1 | Bit n+2 | Bit n+3 | Load Value |
|---------|------------|-----------|----------|------------|------------|------------|---------------|
| A | 0 | 1 | 1 | 1 | 1 | 0 | 7 |
| В | 1 | 0 | 1 | 1 | 0 | 1 | 7 |
| С | 0 | 1 | 1 | 0 | 1 | 1 | 8 |
| D | 1 | 1 | 1 | 0 | 1 | 1 | 8 |

When bit n is detected, the counter is loaded with the value shown, dependent upon the data pattern.

Accommodation of patterns B and D are simple, since bits following that being sampled don't matter. Patterns A and C present the problem that, as the serial pulses are being read, the logic does not know what bits n+1, n+2, and n+3 are going to be.

Further analysis of the data format reveals that patterns A and C occur only when an ID or data mark are being read, see Table 6.

Table 6. Data Mark



Pattern A can only occur at the beginning of an ID, data, or deleted data mark, and pattern C can only occur in a data mark. With pattern A, the first 0 is a data bit, and with pattern C, the first 0 is a clock bit. BCNTA selects whether the current 1 bit is to be shifted into the clock or data shift register. The previous two bits are CLK7 and DTA7, the LSB's of the clock and data shift registers, and the order of these bits is determined by BCNTA. Using this information, the values loaded into the counter are as shown in Table 7.

 $TCNTLDD = (RDMODE)](CLK7) (DTA7) + (BCNTA-) (DTA7)] + \dots$

TCNTLDB = (RDMODE) $[(DTA7-) + (BCNTA) (CLK7-)] + \dots$

The bit detector will thus adjust its count interval to accommodate the worst-case distortion which can occur for the anticipated data pattern.

Q.

| BCNTA | CLK7 | DTA7 | Load Value |
|-------|------|------|------------|
| 0 | 0 | 0 | lliegal |
| 0 | 0 | 1 | 8 |
| 0 | 1 | 1 | 8 |
| 0 | 1 | 0 | 7 |
| 1 | 1 | 0 | 7 |
| 1 | 1 | 1 | 8 |
| 1 | 0 | 1 | 7 |
| 1 | 0 | 0 | Illegal |

Table 7. Bit Detector Counter Load Values

4.2.2 Clock/Data Separation

Each time BITTIME is active, a new clock or data bit is shifted in. The value of the clock or data bit is BITIN. Since clock and data bits are interleaved, the value of BITIN will be alternately shifted into the clock or data shift register each time BITTIME is active. This is accomplished by incrementing the bit counter each time BITTIME is active, causing BCNTA to toggle. The equations for shifting the clock and data shift registers are:

CLKSH = (BITTIME) (BCNTA-) (RDMODE) + ...

DTASH = (BITTIME) (BCNTA) (RDMODE) + ...

When four consecutive zeroes are detected in the clock shift register, the order in which bits go to the clock and data shift registers is reversed, since four consecutive zero clock bits never occur in the recording format used. This is accomplished by the control signal:

 $BCLD = \overline{(CLK4-)(CLK5-)(CLK6-)(CLK7-)}.$

When this signals becomes active, the bit counter is cleared to zero, and remains cleared until the next 1 bit is detected. This 1 bit is directed to the clock shift register, causing BCLD— to become inactive and normal operation is resumed. Synchronization is thus assured at the beginning of each ID and data field because each field is preceded by several bytes with all zero data bits and all one clock bits.

The timing for clock/data separation is shown in Figure 29.

4.2.3 Byte Synchronization

9

Initial byte synchronization is achieved when reading an ID or data field by detecting the unique clock pattern of $C7_{16}$ which occurs only in ID and data marks. The mark detect signal is expressed by the equation:

MRKDT = (CLK0) (CLK1) (CLK2-) (CLK3-) (CLK4-) (CLK5) (CLK6) (CLK7)

| φ 38 - | |
|---------------|---|
| BITTIME | |
| BITIN | |
| BCNTA | ſ |
| BCLO- | 4 CONSECUTIVE CLOCK 0's RESYNCHRONIZATION ACCOMPLISHED |
| CLKSH | |
| DTASH | |
| A0001305 | Figure 29. Clock/Data Separation Timing |

After the mark is detected, one additional BITTIME must occur, allowing the data bit to be shifted into the data shift register.

4.2.4 Reading Disk Data

Two types of disk reads may be performed. When reading an ID or data field, the first byte read is always the ID or data mark. This is accomplished by performing a disk read with A13 = 0. The READY input signal will not become active until MRKDT = 1 and BITTIME = 1. After the mark is read, byte synchronization is established and subsequent disk reads are performed with A13 = 1. In this case, READY becomes true at each byte boundary when BCNT = 15.

READY = (DSKRD) [(BCNTA) (MRKDT) (BITTIME) (A13-) + (BCNT = 15) (A13) + INDSYN] + ...

The addresses for the two types of disk reads are $7FF8_{16}$ for reading marks, and $7FFC_{16}$ for reading normal data. The INDSYN term of the above equation causes the read operation to be completed any time the index pulse is detected or when the disk becomes not ready. (See Figure 30.)

4.3 READ/WRITE LOGIC COMBINATION

This subsection summarizes the equations for the control lines resulting from the combination of the read and write control functions.

BCLD-BCLD- = $\overline{(CLK4-)(CLK5-)(CLK6-)(CLK7-)}$

9∢

 $\frac{BCLR}{BCLR- = (RDMODE) (MRKDT) (BCNTA) (BITTIME) + (INDSYN)}$



TMS 9900 Floppy Disk Controller





•9

DISKETTE DATA TRANSFER



9∢



TMS 9900 Floppy Disk Controller

DISKETTE DATA TRANSFER

TMS 9900 Floppy Disk Controller

BITTIME

```
BITTIME = (WTMODE) (TCNTCY) + (RDMODE) [(BITIN) + (TCNTCY)]
= (TCNTCY) + (RDMODE) (BITIN)
```

CLKSH

CLKSH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA-)(BITTIME) + (RDMODE) (BCNTA-) (BITTIME) = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (BCNTA-) (BITTIME)

DTASH

```
DTASH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA) (BITTIME)
+ (RDMODE) (BCNTA) (BITTIME)
```

= (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (BCNTA) (BITTIME)

MRKDT

```
MRKDT = (CLK0) (CLK1) (CLK2-) (CLK3-) (CLK4-) (CLK5) (CLK6) (CLK7)
```

READY

 $\begin{aligned} \text{READY} &= (\text{DISKWT}) \ [(\text{A13}) \ (\text{BCNT} = 15) + (\text{INDSYN})] + (\text{DISKWT}-) \ (\text{DISKRD}-) + (\text{DISKRD}) \\ [(\text{A13}) \ (\text{BCNT} = 15) + (\text{INDSYN}) + (\text{A13}-) \ (\text{MRKDT}) \ (\text{BCNTA}) \ (\text{BITTIME})] \\ &= (\text{DISKWT}-) \ (\text{DISKRD}-) + (\text{A13}) \ (\text{BCNT} = 15) + (\text{INDSYN}) + (\text{DISKRD}) \ (\text{A13}-) \\ (\text{MRKDT}) \ (\text{BCNTA}) \ (\text{BITTIME}) \end{aligned}$

REGLD

REGLD = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)]

TCNTLDB

TCNTLDB = (WTMODE) + (RDMODE) [(DTA7-) + (BCNTA) (CLK7-)] = (WTMODE) + (DTA7-) + (BCNTA) (CLK7-)

TCNTLDD

```
TCNTLDD = (WTMODE) + (RDMODE) [(CLK7) (DTA7) + (BCNTA-) (DTA7)]= (WTMODE) + (CLK7) (DTA7) + (BCNTA-) (DTA7)
```

WRTDTAD

WRTDTAD = (WTMODE) (BITTIME) [(CLK0) (BCNTA-) +(DTA0) (BCNTA)] = (WTMODE) (TCNTCY) [(CLK0) (BCNTA-) + (DTA0) (BCNTA)]

WTMDD

WTMDD = (WTMODE) (BCNT = 15-) (INDSYN-) + (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)]

Q.

SECTION V

SOFTWARE

The software design of a microprocessor system is as important as its hardware design. In this system, several functions which are normally performed by hardware are instead done in software in order to reduce device count. Examples of hardware/software tradeoffs include timing, transmit/receive, and CRC calculation.

5.1 SOFTWARE INTERFACE SUMMARY

The memory map in Figure 31 shows the memory address assignments for program memory, storage memory and the floppy-disk interface.

The CRU bit address assignments are summarized in Table 8 below.

| Bit Address | Output | Input | | |
|----------------|--------|-------|--|--|
| 0 | ХМТОИТ | RCVIN | | |
| 1 | RTS- | | | |
| 2 | | | | |
| 3 | | | | |
| 4 | SEL | INDEX | | |
| 5 | | | | |
| 6 | STEP | TRK00 | | |
| 7 | STEPUP | RDY | | |

Table 8. CRU Address Assignments

5.2 CONTROL SOFTWARE

Rather than providing individual examples of each individual control and data transfer function, all of the functions are combined to demonstrate complete system operation. The control software is modular, and the various subroutines may easily be adapted to different configurations of a TMS 9900 floppy-disk controller.

•9

TMS 9900 Floppy Disk Controller

SOFTWARE

| ADDRE\$\$ | FUNCTION | ARRAY |
|----------------|----------------------------------|----------------|
| | | |
| 0000] | | ן |
| 0 0 0 2 | RESET VECTOR | |
| 0004 | | |
| ሻ | TEXT STRINGS | |
| 003E | | PROGRAM MEMORY |
| | | |
| ΫΫΙ | XOP VECTORS | |
| | | |
| | TENT PTRINCE CONPTANTE | |
| | INSTRUCTIONS | |
| 0 8 0 0 | | |
| * * * | NOT USED | |
| 7 F 8 C | | 1 |
| 7 F 8 E | WRITE ID OR DATA MARK, BYTE SYNC | |
| 7 F 9 0 | | |
| ፦ ጉ. ጉ | NOT USED | |
| 7 F 9 C | | |
| 7 F 9 E | WRITE TRACK MARK | DISK I/F |
| ا بله ۲۳۸۰ بله | NOTUSED | |
| | NOT USED | |
| 7 F F 8 | READ DATA, MARK SYNC | |
| 7 F F A | WRITE DATA, INDEX SYNC | |
| 7 F F C | READ DATA, BYTE SYNC | |
| 7 F F E | WRITE DATA, BYTE SYNC | |
| 8000 | _ | |
| ר אין אין | WORKSPACES, DATA BUFFERS | STORAGE |
| | - | |
| | NOT LISED | |
| γγ | NUTUSED | |
| | | |

A0001309

Figure 31. Memory Address Assignments

9.

5.2.1 Floppy-Disk Control Program

This program contains the complete software for interfacing the TMS 9900 floppy-disk controller to both the RS-232 terminal and the floppy-disk drive.

5.2.2 Operator Commands

The commands listed in Table 9 are available to the terminal operator. These commands enable the user to write and read data to and from the diskette, format tracks, display and enter data from memory, and execute from a selected address. The user is able to load and execute diagnostics in addition to performing normal data transfer operations. When errors are encountered, error information is reported at the terminal.

Table 9. Operator Commands

| ? <u>WA</u> | TRACK = ct st, | SECTOR = cs \underline{ss} , | NUMBER = \underline{sn} |
|-------------|------------------------|--------------------------------|---------------------------|
| ?WH | TRACK = ct st, | SECTOR = cs ss, | NUMBER = <u>sn</u> |
| ? <u>WD</u> | TRACK = ct <u>st</u> , | SECTOR = cs <u>ss</u> , | NUMBER = <u>sn</u> |
| ?BA | TRACK = ct <u>st</u> , | SECTOR = cs \underline{ss} , | NUMBER = <u>sn</u> |
| ? <u>RH</u> | TRACK = ct st, | SECTOR = cs \underline{ss} , | NUMBER = <u>sn</u> |
| ? <u>EM</u> | TRACK = ct st | END TRACK = st et | |
| ? <u>MD</u> | sadd eadd | _ | |
| ? <u>ME</u> | sadd | | |
| ? <u>MX</u> | sadd | | |

Underscored characters are entered by the user. All others are supplied by the controller. The lower case fields are hexadecimal values. If the users enters a blank into these fields, the default value is used by the controller. Entry of any non-printable character (e.g., Carriage Return, ESCape) during command entry causes the command to be aborted. Entry of a non-hexadecimal value in hexadecimal fields causes the command to be aborted.

Table 10 lists the command entry parameters and Table 11 gives a summary of the commands.

| Parameter | Definition | Default Value | Range |
|------------|------------------------|---------------|---------------------|
| ct | Current track number | _ | 00 ≤ ct ≤ 4C (7610) |
| st | Starting track number | ct | 00 ≤ st ≤ 4C |
| CS | Current sector number | - | 01 ≤ cs ≤ 1A (2610) |
| S S | Starting sector number | CS | 01 ≤ ss ≤ 1A |
| sn | Number of sectors | 01 | 01 ≤ sn ≤ FF(25510) |
| et | Ending track number | st | st≤et≤4C |
| sadd | Starting address | 8000 | 0 ≤ sadd ≤ FFFF |
| eadd | Ending address | sadd | 0 ≤ eadd ≤ FFFF |

Table 10. Command Entry Parameters

g

Table 11. Command Summary

| Command | Description |
|---------|--|
| WA | Write ASCII. The ASCII character strings entered by the user are written sequentially onto the diskette. Each sector may be terminated, filling remaining bytes with 00, by entry of any non-printable character. (ASCII code $< 20_{16}$) other than ESCape. Entry of ESCape aborts the command. |
| wн | Write Hexadecimal. Hexadecimal bytes entered by the user are written sequentially onto the diskette. Sector termination and abort are performed in the same way as for the WA command. |
| WD | Write Deleted Data. Same as WH command, except the Deleted Data Mark (Clock = $C7_{16}$ Data = $F8_{16}$) rather than the Data Mark (Clock = $C7_{16}$, Data = $F8_{16}$) is written at the beginning of the Data Field. |
| RA | Read ASCII. The specified sectors are read and printed out as ASCII character strings. Each sector is printed beginning at a new line, and printing continues until the end of the sector, or until a non-printable ASCII character is encountered. When more than 80 characters are printed, the controller prints the eighty-first character in the first position of the next line. The command may be aborted at the end of any sector by depressing the BREAK key before the last character of the sector is printed. If a Deleted Data field is encountered, it is reported, and normal operation continues. |
| RH | Read Hexadecimal. The specified sectors are read and printed out as hexadecimal bytes, 16 bytes per line. The command may be aborted by depressing the BREAK key before the last character of any line is printed. If a Deleted Data field is encountered, it is reported and normal operation continues. |
| FM | Format Track. The specified tracks are completely rewritten with gaps, Track Marks, ID fields, and Data fields. All zero data is written into the 128 bytes of the data field. |
| MD | Memory Display. The contents of the specified memory addresses are printed out in hexadecimal byte format. The address of the first word of each line is printed, followed by 16 bytes. The command may be aborted by depressing the BREAK key before the last character of any line is printed. |
| ME | Memory Enter. Beginning with the selected location, the memory address and contents are printed. If it is to be modified, the user enters a hexadecimal byte value which will be stored at that address. If the value is not to be changed, the user enters a blank character (SPACE bar). The address is then incremented and the process is repeated until a non-hex character is entered, terminating the command. |
| MX | The CPU begins execution at the selected memory location. |

Figure 32 shows the control software for the system described in this application report.

SUMMARY

TMS 9900 Floppy Disk Controller

SECTION VI

SUMMARY

This application report has provided a thorough discussion of the TMS 9900 floppy-disk controller hardware and software system design. The economy of the CRU and the high throughput capability of the memory bus result in an economical, powerful system. The memory-to-memory architecture of the TMS 9900, along with its powerful instruction set and addressing capability, make the TMS 9900 ideally suited for applications where large amounts of data manipulation are necessary. Also, software development time is optimized by the minimization of lines of code resulting from the memory-to-memory instructions and large number of working registers.

It is likely that the designer using this application report will have requirements that are not addressed in this design. Variations in the sector length are accommodated with slight software modification. Higher density recording formats such as MFM and M^2FM require changes in the bit detector and data-separation logic. Higher throughput can be achieved by using an LSI terminal interface such as the TMS 9902 asynchronous communication controller and hardware CRC generation. Controlling multiple disks requires only the addition of drive select control lines. In short, variations on this design are easily implemented through slight hardware and software modifications.

•9

TMS 9900 Floppy Disk Controller

| 0002 IDT *PROTEL 0003 FLOPPY DID CONTROL PROGRAM 0004 DECEMBER 21. 1976 0005 DECEMBER 21. 1976 0006 STATE PROGRAM CONTRINK THE CONTROL DETWARE FOR THE 0007 DECEMBER 21. 1976 0008 THIS PROGRAM CONTRINK THE CONTROL DETWARE FOR THE 0010 STATEM PROGRAM CONTRINK THE CONTROL DETWARE FOR THE 0011 CONTROL SYSTEM "APPLICATION REPORT. THE PROGRAM 0012 ALLOWS THE USER TO READ. WRITE, AND FORMAT DATA ON 0013 CONTROL SYSTEM" APPLICATION REPORT. THE PROGRAM 0014 DIDEPERY, AND INTITATE EXECUTION FROM 0015 AN. LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLE USED FOP COMMAND ENTRY AND DATA DIDEPART 0017 A 300 BAUD. RS-232C TYPE TERMINAL. THE COMMAND: 0018 USED IN INTERPRETING THE TERMINEL OPERATOR 0019 INTERFACE TO THE CONTPOLLE PARE FOR THE 0020 DESCPIBED IN SECTION 5.3 OF THE "TMS 9900 0021 PEDEPT. 0022 PEREDT. 0023 PRE THMIT COU PERE TABLE SAME WRITE 0024 DID PERED SAME 0025 PRE THMIT COU PERE TABLE SAME WRITE | FLOPPY | DISF | CONTROL | PROGRAM | 1 | | PASE 0001 |
|--|-----------------|------|--------------|------------------|----------------|----------------|--|
| 0003 FLOPPY DID CONTROL PROGRAM 0004 DECEMBEP 21. 1976 0005 DECEMBEP 21. 1976 0006 SYSTEM DESCRIBED IN THE "TMS 9900 FLOPPY DISK 0010 SYSTEM DESCRIBED IN THE "TMS 9900 FLOPPY DISK 0011 CONTROL SYSTEM" APPLICATION REPORT. THE PROGRAM 0012 ALLOWD THE USER TO PEAR. WRITE, AND DERMAT DATA ON 0013 FLOPPY DISK. RUDITIONALLY. THE USER MAY ENTRY AND DATA DISPLAY. 0014 DISPLAY. AND INTIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONDUCT USED FOR COMMAND ENTRY AND DATA DISPLAY IS 0017 A 300 BAUD. RF-232C TYPE TERMINAL. THE COMMAND 0018 USED IN INTERFACT NET THE THAL OPERATOR 0019 INTERFACE TO THE COMPOLIER APE FULLY 0020 DESCRIBEP ADDRESSES 0021 FERE THMIT COU PERE 0022 FERE THAT COU PERE 0023 FERE THAT COU PERE 0024 DESCRIBED 0025 DIST THANSFEP ADDRESSES 0026 DIST THANSFEP ADDRESSES 0027 THE THOUT SOU PERE 0038 SOCO SEEDU PERE 0039 | 0002 | | | | IDT | EDCTR | |
| 0004 FLOPPY DID: CONTROL PROSPAM 0005 DECEMBER 21. 1976 0006 THIS PROSPAM CONTAINS THE CONTROL SOFTWARE FOR THE 0009 THIS PROSPAM CONTAINS THE CONTROL SOFTWARE FOR THE 0010 SYSTEM DESCRIBED IN THE "THS 9900 FLOPPY DISK 0011 CONTROL SYSTEM APPLICATION PEPDENT. THE PROGRAM 0012 QULDWS THE USER TO PERD. WHITE, AND FORMAT DATA ON 0013 FLOPPY DISK, ANDITIONELY, THE USER MAY ENTER, 0014 DISPLAY, AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLUE USED FOR SOMMAND ENTRY AND DATA NITPLAY IS 0017 A 300 BHUD, RS-326 TYPE TERMINAL. THE COMMAND 0018 USED IN INTERFACING THE TERMINAL DEPENTOR 0018 USED IN INTERFACING THE TERMINAL OPENATOR 0020 DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0021 ELOPPY DISY CONTROL SYSTEM APPLICATION 0022 DESCRIBED OF THE MARY WRITE 0023 TFRE NAME COU TERE DATA MARY WRITE 0024 DISY TRANSFEP ADDRESSES 0025 DISY TRANSFEP ADDRESS DATA MARY WRITE 0031 TFFE NAMEN FOU TERE MARE WRITE | 0002 | | | | | ********* | |
| OUT FLOPPY DID CONTROL PROGRAM 0005 DECEMBER 21. 1976 0006 SAIEM DESCRIBED IN THE "THS 9900 FLOPPY DIDS 0010 SAIEM DESCRIBED IN THE "THS 9900 FLOPPY DIDS 0011 CONTROL SYSTEM APPLICATION PERDET. THE PROGRAM 0012 ALLOWS THE USER TO PERD. WRITE, AND FORMAT DATA ON 0013 FLOPPY DIDS. ADDITIONALLY. THE USER MAY ENTER. 0014 DIPLAY. AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOL USER FOR COMMAND ENTRY AND DATA DICEVAN ID 0017 A 300 BAUD. RS-232C TYPE TERMINAL, THE COMMAND INTERPACENT IN THE FREATING. THE CONTROL SEPARTAR 0018 USED IN INTERPACING THE TERMINAL, THE COMMAND INTERPACE TO THE CONTROL SYSTEM" APPLICATION 0020 DESCRIBED IN SECTION 5.3 OF THE TIME. S900 0021 FLOPPY DIDY CONTROL SYSTEM" APPLICATION 0022 DIDY TRANSFEP ADDRESSES 0023 THE DOW SPERE 0024 THAT BOW SPERE 0025 DIDY TRANSFEP ADDRESSES 0026 DIDY TRANSFEP ADDRESSES 0027 THAT BOW SPERE 0038 CPCEW TR | 0005 | | | • | | | |
| 0003 DECEMBER 21: 1976 0004 DECEMBER 21: 1976 0005 THIS PROGRAM CONTAINS THE CONTROL SOFTWARE FOR THE 0010 SYSTEM DESCRIBEL IN THE "TMS 9900 FLORPY DISK 0011 CONTROL SYSTEM "APPLICATION REPORT. THE PROBRAM 0012 QLOWS THE USER TO PERD. WHITE, AND FORMAT DHTA ON 0013 FLORPY DISK, AUDITIONALLY, THE USER MAY ENTER, 0014 DIPLEY, AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLE USED FOR COMMAND ENTRY AND DATA DIPLAY IS 0017 A 300 BHUD, RS-326 TYPE TERMINAL. THE COMMAND 0018 USED IN INTERFACING THE TERMINAL DEPENTOR 0019 INTERFACE TO THE CONTROLLE APE FULLY 0020 DESCRIBED IN SECTION 5.3 OF THE "TMS 9900 0021 FLOPPY DISK CONTROL SYSTEM "APPLICATION 0022 DIST TRANSFEP ADDRESSES 0023 FFRE THMUT COU "TFRE MARY WRITE 0024 FFRE THMUT COU "TFRE MARY WRITE 0025 DIST TRANSFEP ADDRESSES MARY WRITE 0023 FFRE NEWER COU "ARC MARY WRITE 0034 F | 0004 | | | | | ELDERY I | ITE CONTROL PROGRAM |
| DECEMBER 21: 1976 0006 THIS PROGRAM CONTAINS THE CONTROL SOFTWARE FOR THE 0010 SYSTEM DESCRIBED IN THE "TMS 9900 FLORPY DISK 0011 CONTROL SYSTEM "APPLICATION REPORT. THE PROBRAM 0012 GUINTOL SYSTEM "APPLICATION REPORT. THE PROBRAM 0013 GLORTOL SYSTEM "APPLICATION REPORT. THE PROBRAM 0014 GUINTOL SYSTEM "APPLICATION REPORT. THE PROBRAM 0015 GUINTOL SYSTEM "APPLICATION REPORT. 0014 DIFPLAY. AND INITIATE EXECUTION FROM 0015 AND DRUD. RS-232C TYPE TERMINAL. THE COMMAND 0016 CONSOLE USED FOR COMMAND ENTRY AND DATA THE 0017 A 300 BAUD. RS-232C TYPE TERMINAL. THE COMMAND 0018 USED IN INTERFACTOR THE TERMINAL. THE COMMAND 0019 INTERFACE TO THE CONTROL SYSTEM" APPLICATION 0020 DESCRIBED IN SECTION 5.3 DF THE "TIME 9900 0021 CLOPPY DISY CONTROL SYSTEM" APPLICATION 0022 FFRE MATA MARY WPITE 0023 FFRE TIME FOOL SYSTEM" APPLICATION 0024 FFRE THAN TERPS PADDESSES 0025 FFRE THAN TERPS PADDESSES 0026 < | 0000 | | | • | | | |
| OUT Description 0009 THIS PROGRAM CONTAINS THE CONTROL SOFTWARE FOR THE 0010 SYSTEM DESCRIPTION REPORT. THE PROBRM 0011 CONTROL SYSTEM APPLICATION REPORT. THE PROBRM 0012 GALDWS THE USEN WRITE, AND PORMAT DATA OH 0013 FLOWS THE USEN WRITE, AND PORMAT DATA OH 0014 FLOWS THE USEN WRITE, AND PORMAT DATA OH 0015 GALDWS THE USEN WRITE, AND PORMAT DATA OH 0016 OCHSOLE USED FOP COMMAND ENTRY AND PART HISPLAY IS 0017 GA SOU BHOR, SYSZEC TYPE TERMINAL. THE COMMAND 0018 USED IN INTERFACING THE TERMINAL. THE COMMAND 0019 INTERFACING THE TERMINAL. THE COMMAND 0018 USED IN INTERFACING THE TERMINAL. THE COMMAND 0019 INTERFACING THE TERMINAL. THE COMMAND 0020 DESCRIPED IN SECTION 5.3 DF THE "TMS 9900 0021 FLOPPY DISP CONTROL SYSTEM" APPLICATION 0022 PEPDET. 0023 FFSE 0024 OUT SPRE 0025 DISP TEANSTER 0026 DISPT FORMATTENCOURT SPRE 0027 FFSE MPRWIT COURT SPRE <t< td=""><td>0005</td><td></td><td></td><td>•</td><td></td><td>DECEMBER</td><td>2 81. 1926</td></t<> | 0005 | | | • | | DECEMBER | 2 81. 1926 |
| 0000 THIS PROSPAM CONTAINS THE CONTROL SOFTWARE FOR THE 0010 SYSTEM DESCRIPED IN THE "THS 9900 FLORPY DISK 0011 CONTROL SYSTEM PAPLICATION REPORT. THE PROBRAM 0012 ALLOWS THE USER TO READ. WRITE, AND FORMAT DATA ON 0013 FLORPY DISK, ADDITIONALLY. THE USER MAY ENTER. 0014 DIFLAY. AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSIDE USER FOR COMMAND ENTRY AND PATA TIFLAY IS 0017 A 300 BAUD. RS-232C TYPE TERMINAL. THE COMMAND: 0018 USED IN INTERFACTION THE TERMINAL. THE COMMAND: 0019 INTERFACE TO THE CONTPOLLER APE FULLY 0020 DESCRIPTED IN SECTION 5.3 OF THE: "THG 9900 0021 FLORPY DISY CONTPOL SYSTEM" APPLICATION 0022 PERDET. 0023 THE TRANSFEP ADDRESSES 0024 DISY TRANSFEP ADDRESSES 0025 DISY TRANSFEP ADDRESSES 0026 DISY TRANSFEP ADDRESSES 0027 THE NOT COUL SPEE ENTE SYNC WRITE 0028 TERE MARK WRITE 0029 TERE MARK DOUL SPER DATA MARY WRITE | 0007 | | | • | | | New All Control of Con |
| 0010 SYSTEM DESCRIBED IN THE "TMS 9900 FLOPPY DISK 0011 CONTPOL SYSTEM "APPLICATION PERDET. THE PROBRAM 0012 ALLOWS THE USER TO READ. WRITE, AND FDRAAT DATH OH 0013 FLOPPY DISK. ADDITIONALLY, THE USER MAY ENTER, 0014 DISPLAY, AND INTIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY, IT IS ASSUMED THAT THE 0016 CONSOLE USED FOP COMMAND ENTRY AND DATA DISPLAY IS 0017 A 300 FMUD, RS-232C TYPE TERNINAL, THE COMMAND 0018 USED IN INTERFACING THE TERNINAL, THE COMMAND 0019 INTERFACING THE CONTROLLER APE FULLY 0020 DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0021 FLOPPY DISY CONTROL SYSTEM" APPLICATION 0022 PEPDPT. 0023 FIGER INDUM FOO PERE 0024 DISY TRANSFEP ADDRESSES 0025 DISY TRANSFEP ADDRESSES 0026 DISY TRANSFEP ADDRESSES 0027 TERE INDUM FOO PERE BATA MARY WPITE 0030 TERE INDUM FOO PERE BATA MARY WPITE 0031 TERE INDUM FOO PERE NOT PERE 0032 TERE INDUM FOO PERE BATA MARY WPITE 0033 TERE INDUM FOO PERE | 0000 | | | • | тнте | PROGRAM | CONTAINS THE CONTROL SOETWARE FOR THE |
| 0011 CONTPOL SYSTEM" APPLICATION REPORT. THE PROGRAM 0012 ALLOWS THE USER TO READ. WRITE, AND FORMAT DATA OH 0013 FLORPY DISK. AUDITIONALLY, THE USER MAY ENTER, 0014 DISPLAY, AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLE USED FOP COMMAND ENTRY AND DATA DISPLAY IS 0017 A 300 BHUD, RS-232C TYPE TERMINAL, THE COMMAND 0018 USED IN INTERFACE TO THE CONTROLLER APPE FULLY 0020 DESCRIBED IN SECTION S.3 OF THE "TMG SAMO 0021 FLOPPY DISP. CONTROL SYSTEM" APPLICATION 0022 PEPORT. 0023 . 0024 . 0025 . 0026 DISP TRANSFEP AUDRESSES 0027 . 0028 ZEES IN MUT EQU ZEES 0029 TRACE NARK WRITE 0029 | 0007 | | | • | 57510 | EM DESCRI | BED IN THE "IMS 9900 FLOPPY DISK |
| 0012 ALLOWS THE USER TO PEAD, WRITE, AND FORMAT DATA OR 0013 FLOPPY DISK. AUDITIONALLY, THE USER MAY ENTER, 0014 DISPLAY, AND INITATE EXECUTION FRAM 0015 ANY LOCATION IN MEMORY, IT IS ASSUMED THAT THE 0016 CONSOLE USED FOD COMMAND ENTRY AND DATA DISPLAY IS 0017 A 300 EMUD, RS-232C TYPE TERNINAL, THE COMMAND 0018 USED IN INTERFACING THE TERNINAL, THE COMMAND 0019 INTERFACE TO THE CONTOLLER APE FULLY 0020 DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0021 FLOPPY DISP CONTOL SYSTEM" APPLICATION 0022 PEPDET. 0023 FERE DISP TPANSEEP AUDPESSES 0024 FRACH MARK WPITE 0025 DISP TRANSEP AUDPESSES 0026 DISP TRANSEP AUDPESSES 0027 FRACH MARK EQUIPTE 0038 PERE DATA MARK WPITE 0031 TFFE DATA 0032 TFFE DATA 0033 TFFE DATA 0034 FFEE DATA 0035 PAN EQUIPTES 0036 PAN EQUIPTES 0037 FFEE DATAME EQUI SACA 0038 SOCO <t< td=""><td>0010</td><td></td><td></td><td>•</td><td>CONT</td><td>POLICYSTE</td><td>M" APPLICATION REPORT. THE PROGRAM</td></t<> | 0010 | | | • | CONT | POLICYSTE | M" APPLICATION REPORT. THE PROGRAM |
| ONE FLDPPY DISK. AUDITIONALLY: THE USER MAY ENTER; 0013 DIFLAY, AND INITIATE EXECUTION FROM 0014 DIFLAY, AND INITIATE EXECUTION FROM 0015 ARY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLE USED FOR COMMAND ENTRY AND DATA DIFLAY IS 0017 A 300 BAUD. RS-232C TYPE TERMINAL. THE COMMANDI 0018 USED IN INTERFACING THE TERMINAL DEPENTOR 0020 DESCRIPED IN SCOTION 5.3 OF THE "TMS 9900 0021 FLOPPY DISK CONTPOL SYSTEM" APPLICATION 0022 PERPET. 0023 DESCRIPED IN SCOTION 5.3 OF THE "TMS 9900 0024 PERPET. 0025 DESTREMENT EQU SYSTEM" APPLICATION 0026 DIST TRANSFEP AUDRESSES 0027 TERE THAT EQU PERE 0028 TERE THAT EQU PERE 0029 TERE NUMT EQU PERE 0029 TERE NUMT EQU PERE 0029 TERE THAT EQU PERE < | 0012 | | | • | 9U 0 | IS THE US | FR TO READ, WRITE, AND EDRMAT DATA DH |
| 0014 DITPLAY, AND INITIATE EXECUTION FROM 0015 ANY LOCATION IN MEMORY, IT IS ASSUMED THAT THE 0016 CONSOLE USED FOR COMMADE ENTRY AND DATA THE COMMANDI 0017 A 300 BRUD, RS-232C TYPE TERMINAL, THE COMMANDI 0018 USED IN INTERFACING THE TERMINAL, THE COMMANDI 0019 INTERFACE TO THE CONTROL SYSTEM 0020 DESCRIPED IN SECTION 5.3 OF THE "TMS 9900 0021 FLORPY DISK CONTROL SYSTEM 0022 PEPOPT. 0023 FLORPY DISK CONTROL SYSTEM 0024 FORMAT SOU PEPE 0025 DISK TRANSFER AUDRESSES 0026 DISK TRANSFER AUDRESSES 0027 FRE 0028 ZERE MAN BOLO PEPE 0029 FERE THMT SOU PEPE 0021 PERDET 0022 FERE THMT SOU PEPE 0023 FERE THE TERMIT SOU PEPE 0024 FERE THE TERMIT SOU PEPE 0025 DIAN REPERS 0026 DIAN REPERS 0030 FERE THMT SOU PEPE 0031 FERE THMT SOU PEPE 0032 < | 0012 | | | • | FLOP | PY DJOK. | ANDITIONALLY, THE USER MAY ENTER, |
| 0015 ANY LOCATION IN MEMORY. IT IS ASSUMED THAT THE 0016 CONSOLE USED FOR COMMAND ENTRY AND PATA TUTPLAY IS 0017 A 300 BAUD. RS-232C TYPE TERMINAL. THE COMMANDI 0018 USED IN INTERFACING THE TERMINAL. THE COMMANDI 0019 INTERFACE TO THE CONTPOLLER ARE FULLY 0020 DESCRIPTED IN SECTION S.3 DF THE "TMS 9900 0021 FLOPPY DISK CONTPOL SYSTEM" APPLICATION 0022 PEOPT. 0023 - 0024 - 0025 - 0026 DISK TPANSFEP AUDRESSES 0027 - 0028 ZESE THANT EQU STREE 0029 TESE THANT EQU STREE 0026 DISK TPANSFEP AUDRESSES 0027 - 0028 ZESE THANT EQU STREE 0030 TEFR 0031 TEFR 0032 TESE THANT EQU STREE 0033 TEFE NEMENT EQU STREE 0034 - 0035 - 0036 PAM EQUATES 0037 - 00 | 0014 | | | • | DITE | AY AND | INITIATE EXECUTION EROM |
| 0016 CONSQLE USED FOR COMMAND ENTRY AND DATA DIPLAY IS 0017 A 300 DAUD, RS-232C TYPE TERMINAL, THE COMMAND: 0018 USED IN INTERFACING THE TERMINAL, DEPENTOR 0019 INTERFACE TO THE CONTPOLLER ARE FULLY 0020 DESCRIPED IN SECTION 5.3 DF THE "TMS 9900 0021 FLOPPY DISE CONTPOL SYSTEM" APPLICATION 0022 PERDET. 0023 TEAC MARK WRITE 0024 TRACK MARK WRITE 0025 TESE 0026 DID TRANSFER ADDRESSES 0027 TRACK MARK WRITE 0028 TERE TONMIT EQUI PERE 0029 TERE TONMIT EQUI PERE 0020 DESCRIPER 0021 TERE TONMIT EQUI PERE 0022 TERE TONMIT EQUI PERE 0023 TERE TONMIT EQUI PERE 0024 TERE TONMIT EQUI PERE 0025 TERE TONMIT EQUI PERE 0026 DID TRANSFEP ADDRESSES 0027 TRE TONMIT EQUI PERE 0038 TERE THE EQUI PERE 0039 TERE THE EQUI PERE 0031 TERE THE EQUI PE | 0015 | | | • | ANY 1 | DCOTION | IN MEMORY. IT IS ASSUMED THAT THE |
| 0017 A 300 BAUD, RS-232C TYPE TERMINAL, THE COMMAND: 018 019 INTERFACE TO THE CONTROLLER APE FULLY 0020 DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0221 FLOPPY DISK CONTROL SYSTEM" APPLICATION 0222 PEPDET. 0023 0024 0025 0025 0026 DISK TPANSFEP ADDRESSES 0027 0028 7F8E DISK TPANSFEP ADDRESSES 0029 7F8E TO MAIT 2001 27F8E DATA MARK WRITE 0030 7F8E TO MAIT 2001 27F8E DATA MARK WRITE 0031 7FF8 TO MAIT 2001 27F8E DATA MARK WRITE 0032 7F8E TO MAIT 2001 27F8E DATA MARK WRITE 0033 7FF8 MFND 2001 27F8 MARK SYNG WRITE 0034 0035 PAM EQUATES 0038 0040 0056 PAM EQUATES 0038 0057 0038 0058 0059 0041 0059 10 FLEUD 2001 280F7 10 FLEUD IMAISE 0036 PAM EQUATES 0037 0038 0041 0059 0054 10 FLEUD 2001 280F8 10 FLEUD 10 FLEUD 10 FLEUD | 0016 | | | • | CENSI | THE HOETH | FOR COMMAND ENTRY AND DATA DUTPLAY IT |
| 0118 USED IN INTERFACING THE TERMINAL DEPENTUR 0119 INTERFACE TO THE CONTROLLER ARE FULLY 0020 DESCRIBED IN SECTION 5.3 DF THE "TWR 9900 0021 FLOPPY DISY CONTROL SYSTEM" APPLICATION 0022 PEPDET. 0023 INTERFACE TO THE CONTROL SYSTEM" APPLICATION 0024 PEPDET. 0025 INTERFACE TO THE CONTROL SYSTEM" APPLICATION 0026 DIST TRANSFEP ADDRESSES 0027 INTERFACE TO THE CONTROL SYSTEM" APPLICATION 0028 FRE 0029 FRE 0020 FRE 0021 FRE 0022 FRE 0024 INTERFACE TO THE CONTROL SYSTEM" APPLICATION 0025 FRE 0026 FRE 0027 FRE 0028 FRE 0029 FRE 0020 FRE 0031 FRE 0032 FRE 0033 FRE 0034 FRE 0035 FRE 0036 | 0017 | | | • | A 30 | O BENDA E | S-232C TYPE TERMINAL. THE COMMONDI |
| 0019 INTERFACE TO THE CONTPOLLER APE FULLY 0020 DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0021 FLDPY DIPK CONTPOL SYSTEM" APPLICATION 0022 PEPDPT. 0023 - 0024 - 0025 - 0026 DIN TPANSFEP ADDRESSES 0027 - 0028 ZFSE 0029 TFSE THINT EQU STREE 0030 TFFE INTHE EQU STREE 0031 TFFE DIFHUT EQU STREE 0032 TFFE DIFHUT EQU STREE 0033 TFFE DIFHUT EQU STREE 0034 - 0035 - 0036 PAM EQUATES 0037 - 0038 SOFT IDFLD EQU SOFA 0044 SOFA IDFLD EQU SOFA 0045 SOFA DIFHUE 0044 SOFA DIFHUE 0045 SOFA DIFHUE <td>0018</td> <td></td> <td></td> <td>•</td> <td>USED</td> <td>IN INTER</td> <td>REACING THE TERMINAL OPERATOR</td> | 0018 | | | • | USED | IN INTER | REACING THE TERMINAL OPERATOR |
| 0020 • DESCRIBED IN SECTION 5.3 DF THE "TMS 9900 0021 • FLDPPY DISK CONTROL SYSTEM" APPLICATION 0022 • PEPDPT. 0023 • 0024 • 0025 • 0026 • 0027 • 0028 2F9E 0027 • 0028 7F9E 0029 7F9E 0030 7F9E 0031 7F9E 0032 • 0033 7FFE 0034 • 0035 • 0036 7F9E 0037 • 0038 7FFC 0039 7FFE 0034 • • • 0035 • • • 0038 8000 0039 • 0038 8000 0039 • 0031 • 0032 • 0033 7FFC 0034 • | 0019 | | | + | INTE | REACE TO | THE CONTROLLER ARE FULLY |
| 0021 FLOPPY DISP CONTROL SYSTEM" APPLICATION 0022 PEPORT. 0023 • 0024 • 0025 • 0026 DI3P TPANSFEP AUDPESSES 0027 • 0028 ZFSE 0029 TFSE 0029 TFSE 0029 TFSE 0029 TFSE 0029 TFSE 0029 TFSE 0030 TFFE 0031 TFFE 0032 TFFE 0033 ZFFE 0034 • 0035 • • PAM EQUATES 0038 SOCO 0039 FECLUPE EOU >SOFO 0031 TECENTRO EOU >SOFO 0032 PAM EQUATES 0033 SOF7 0034 • 0045 • 0046 SOFO 0047 • • PAM EQUATES 0039 SOF7 0041 SOFA | 0020 | | | • | DESC | PIBED IN | SECTION 5.3 DF THE "TMS 9900 |
| 0022 PEPDPT. 0023 - 0024 - 0025 - 0026 - 0027 - 0028 2592 0027 - 0028 2592 0029 7592 0020 - 0029 7592 0020 7594 0030 7556 0031 7556 0032 7558 0033 7556 0034 - 0035 - 0036 - 0037 - 0038 8000 0039 - 0031 - 0032 7558 0033 7570 0034 - 0035 - 0036 - 0037 - 0038 8000 0040 8058 0041 8058 0042 80501 0043 80567 | 0021 | | | • | FLOPI | PY DISH (| ONTPOL SYSTEM" APPLICATION |
| 0023 • 0024 • 0025 • 0026 • 0027 • 0028 7F9E 0029 7F9E 0029 7F9E 0030 7FF8 0031 7FFE 0032 7FFE 0033 7FFE 0034 • 0035 • 0036 • 0037 • 0038 7FFE 0039 7FFE 0031 7FFE 0032 7FFE 0033 7FFC 0034 • 0035 • • • 0036 • • • 0037 • • • 0038 \$0001 0039 \$007 • • 0041 \$0F8 1041 \$0F9 1054 \$004 \$0042 \$0F7 1041 | 0022 | | | • | PEPD | ÷т. | |
| 0024 • DI3F TPRANSFEP ADDPESSES 0026 • DI3F TPRANSFEP ADDPESSES 0027 • 0028 ZFSE MPKMT EQU 27F8E DATA MARK WPITE 0029 ZFSE TMMT EQU 27F8E DATA MARK WPITE 0029 ZFSE TMMT EQU 27F8E DATA MARK WPITE 0030 ZFFR INDUMT EQU 27F8E DATA MARK WPITE 0031 ZFFE INHUT EQU 27F8E BVTE 2040 MPITE 0032 ZFFR MFKPD EQU 2FFR BVTE 2040 MPITE 0032 ZFFR MFKPD EQU 2FFR MARK 2040 MPITE 0033 ZFFC DTARD EQU 2FFR MARK 2040 MPITE 0034 • • 0035 • PAM EQUATES 0036 • PAM EQUATES 0037 • • 0038 SOC0 ISCEBUF EQU 280CA CPC BUFFEP FOP FORMATTINS 0039 SOF7 IDFLD EQU 280F8 TPACK HUMBEP 0044 SOF8 TPACK HUMBEP • 0041 SOF6 IDFC EQU 280F6 IDFLD FOUNDEP 0042 SOF7 IDFLD IMAGE • | 0023 | | | • | | | |
| 0025 • DIN TRANSFER ADDRESSES 0026 • DIN TRANSFER ADDRESSES 0027 • 0028 7586 MPKMT EOU 27586 DATA MARY WRITE 0029 7595 TKMWT EOU 27586 DATA MARY WRITE 0030 7564 INDUT EOU 27585 TRACK MARK WRITE 0031 7566 TRAW EOU 27568 WARK CYNC WRITE 0032 7567 DAWT EOU 27578 MARK CYNC WRITE 0033 7566 MAR EOU 27570 BYTE CYNC WRITE 0033 7567 DTARD EOU 27570 BYTE SYNC READ 0034 • • • 0035 • • • 0036 • PAM EQUATES • 0037 • • • 0038 SOC0 CCC BUFFEP FDP FORMATTING 0040 SOF8 TRAUM EOU SOF8 TPACE NUMBER 0041 SOF4 ECHUM SOF5 TPACE NUMBER 0042 SOF6 CRC FDP ID FIELD MARE 0044 SIO0 SOF5 DATA BUFFER 0044 | 0024 | | | ***** | **** | ******* | • |
| 0026 • DI3+ TPANSFEP ADDRESSES 0027 • 0028 7F8E MPKMT E00 27F8E DATA MARY WPITE 0029 7F8E TEMMT E00 7F9E TRACK MARK WPITE 0030 7FFA INDUT E00 7FFE TRACK MARK WPITE 0031 7FFE DTAMT E00 7FFE BYTE DYNC WPITE 0032 7FFE DTAMT E00 7FFE BYTE DYNC WPITE 0033 7FFE DTAMT E00 7FFE BYTE DYNC WPITE 0034 0035 0036 . PAM EQUATES 0037 0038 S0C0 0040 | 0025 | | | • | | | |
| 0027 + 0038 7F3E MPRMT E00 >7F8E DATA MARY WPITE 0039 7F9E TEMMT E00 >7F9E TRACE MARE WPITE 0030 7FFA INDUST E00 >7FFA INDEX SYNC WPITE 0031 7FFE ITHMT E00 =7FFA INDEX SYNC WPITE 0032 7FF8 MEED E00 =7FF8 MARE SYNC WPITE 0033 7FFC ITAMT E00 =7FF8 MARE SYNC WPITE 0034 THAT E00 =7FF8 MARE SYNC WPITE 0035 • PAM E00ATES 0036 • PAM E0UATES 0037 • • 0038 8000 ICCBUF E00 = 2007 ID FIELD IMPRE 0037 • • • 0038 8000 ICCBUF E00 = 2007 ID FIELD IMPRE 0040 80F7 IDFLD E00 = 20F7 ID FIELD IMPRE 0041 80F6 INUM E00 = 80F8 TPACE HUMBEP 0044 80F6 IDCPC E00 = 480F6 CRC FOP ID FIELD 0043 80FF DTABLE E00 = 480F | 0026 | | | + | DIN | TPANSFER | ADDRESSES |
| 0028 7F9E MPRNUT 200 >7F9E DATA MARK WPITE 0029 7F9E TRMUT 200 7F9E TRACK MARK WPITE 0030 7FFA INDUST 200 7F9E TRACK MARK WPITE 0030 7FFA INDUST 200 7FFA INDEX SYNC WPITE 0031 7FFA INDUST 200 7FFA WHENTE 200 0032 7FFA MFKPD 200 7FFA WHENTE 200 0033 7FFC DTARD 200 7FFA WHENTE 200 0033 7FFC DTARD 200 7FFC BYTE 3YNC READ 0034 | 0027 | | | + | | | |
| 0029 7F9E TEMMIT COU 7F9E TRACE MARK WPITE 0030 7FFA INDUMT COU 7FFA INDEX SYNC WPITE 0031 7FFE DTAWT COU 7FFE BYTE SYNC WPITE 0032 7FF8 MFFD EOU 7FFC BYTE SYNC WPITE 0033 7FFC DTARD EOU 7FFC BYTE SYNC READ 0034 | 0028 | | 7F3E | 计已经问题 | EQU | 27F8E | DATA MARK WRITE |
| 0030 FFFR IND SUT 600 FFFR INDEX SYNC WRITE 0031 FFFE DTAWT 600 FFFE BYTE SYNC WRITE 0032 FFFS MARPD E00 FFFS MARP SYNC READ 0033 FFFC DTARD E00 FFFS MARP SYNC READ 0033 FFFC DTARD E00 FFFC BYTE SYNC READ 0034 | 0.029 | | TERE | TEMUT | EOU | 7F9E | TRACK MARK WRITE |
| 0031 PEFE DTAWT EOU PEFE BYTE DTAWT EOU PEFE BYTE DTAWT WHTE 0032 PEFE MARK PD EOU PEFE MARK WARK WARK <td< td=""><td>0030</td><td></td><td>FER</td><td>THE SHE</td><td>ENU</td><td>FEA</td><td>INDEX SYNC OPTE</td></td<> | 0030 | | FER | THE SHE | ENU | FEA | INDEX SYNC OPTE |
| 0032 7FF8 MFFPD EOU 7FF0 BYTE DYTE BYTE | 0031 | | 7FFE | DIENT | EQU | TEFE | BYTE INNE WRITE |
| 0033 7FFC DTARD EOU -7FFC BYTE SYNC READ 0034 ************************************ | 0032 | | 7FF8 | 네트F 문 D | EOU | 7FF8 | MARK CITHE READ |
| 0034 • 0035 • 0036 • 0037 • 0038 \$000000000000000000000000000000000000 | 0033 | | 7FFC | DTARD | EOU | ·7FFC | BYTE SYNC READ |
| 0035 + 0036 + 0037 + 0038 8000 16000 + 8000 CPC BUFFER FOR FORMATTING 0039 8067 IDFLD E00 + 8067 ID FIELD IMAGE 0040 8068 TENUM E00 - 8068 TPACE NUMBER 0041 8066 IECTOR NUMBER 0041 8066 IECNUM E00 - 8066 CRC FOR ID FIELD 0042 0042 8067 IDFLD E00 - 8066 CRC FOR ID FIELD 0043 0043 8066 DTAFLD E00 - 8066 CRC FOR DATA FIELD 0044 8100 DTABUF E00 - 8180 CPC FOR DATA FIELD 0045 8180 DTACRC E00 - 8180 CPC FOR DATA FIELD 0046 8170 PDMP5 E00 - 8170 MORE PROE 5 0047 3180 FDMP4 E00 - 8180 MORE PROE 4 0048 8140 FDMP3 E00 - 8140 MORE PROE 3 0049 8100 B160 MORE PROE 3 0049 8100 B160 MORE PROE 3 0049 8100 FDMP3 E00 8160 | 0034 | | | ****** | **** | ******* | • |
| 0035 • PHM EQUATES 0037 • 0038 8000 IECBUF EQU >8000 CPC BUFFEP FOR FORMATTING 0038 8007 IDFLD EQU >80F7 ID FIELD IMAGE 0040 80F8 FENUM EQU 80F8 TPACE NUMBER 0041 80F4 IECNUM EQU 80F4 IECTDF NUMBER 0042 80F7 IDFFLD EQU *80F7 DATA FIELD 0043 80F7 DTAFLD EQU *80F7 DATA FIELD IMAGE 0044 8100 DTAFLD EQU *80F7 DATA FIELD IMAGE 0045 8180 DTAFLD EQU *80F7 DATA FIELD IMAGE 0045 8180 DTACPC EQU *8180 CPC FOR DATA FIELD 0045 8180 DTACPC EQU *8180 CPC FOR DATA FIELD 0045 8180 DTACPC EQU *8180 CPC FOR DATA FIELD 0046 8170 FDMP5 EQU 8170 MOPF IPACE 5 0047 3180 FDMP3 EQU 8180 MOPF IPACE 2 0048 8140 FDMP3 EQU 8140 MOPF IPACE 2 0050 8150 MOPF IPACE 1 | 0035 | | | • | | | |
| 0037 + 0038 8007 IECBUF EQU >8007 CPC BUFFEP FDP FDP FDRMATTING 0039 8077 IDFLD EQU >8077 ID FIELD IMPAGE 0040 8078 TENUM EQU 8077 ID FIELD IMPAGE 0041 8078 TENUM EQU 8077 ID FIELD IMPAGE 0042 8070 IDCNUM EQU 8076 CRC FDP ID FIELD 0043 8077 DTAFLD EQU *8070 CRC FDP ID FIELD 0043 8077 DTAFLD EQU *8070 CRC FDP ID FIELD 0044 8100 DTABUF EQU *8077 DATA FIELD IMAGE 0044 8100 DTABUF EQU *8070 CRC FDP ID FIELD 0044 8100 DTABUF EQU *8180 CPC FDP DATA FIELD 0045 8180 DTACPC EQU *8180 CPC FDP DATA FIELD 0046 8170 PDMP5 EQU 8180 MOPE IPACE 5 0047 3180 FDMP4 EQU 8180 MOPE IPACE 4 0048 8140 FDMP3 EQU 8140 MOPE IPACE 2 0049 8160 FDMP4 EQU 8160 MOPE IPACE 1 | 8035 | | | • | ени і | EVUHIES | |
| 0038 8000 12000 28000 CPC 80FFEP FUP FUP FUP FUP FUP FUP FUP FUP FUP FU | 0037 | | | • | - | | |
| 0034 80F7 10 FIELD 10 FIELD <th10 field<="" th=""> <th10 field<="" th=""> <th10 fie<="" td=""><td>0038</td><td></td><td>8000</td><td>LEUBUE</td><td>EUU</td><td>280CD</td><td>LEU BUFFER FUR FURMHITINS</td></th10></th10></th10> | 0038 | | 8000 | LEUBUE | EUU | 280CD | LEU BUFFER FUR FURMHITINS |
| 0040 80F8 FROM ECO 80F3 FREE HOMBEM 0041 80F8 FROM ECO 80F5 FREE HOMBEM 0041 80F6 FECHUM ECO 80F6 FECTDE HUMBER 0042 80FF FDFELD FILE FILE 0043 80FF DFFELD EOU 80FF 0044 8100 DTABUE EOU 80FF DFFE DFFE 0045 8180 DTACPC EOU 8180 FPE EOU FDE 0045 8180 DTACPC EOU 8180 FPE FDE DATA FIELD 0045 8180 DTACPC EOU 8180 FPE FDE FDE 0045 8170 FDMP5 EOU 8180 MOPF FRACE 5 MOPF FRACE 5 0047 3180 FDMP4 EOU 8180 MOPF FRACE 3 0048 8160 FDMP3 EOU 8160 MOPF FRACE 3 0049 8160 FDMP3 EOU 8160 MOPF FRACE 3 < | 0039 | | 80F7 50F7 | IDELD | EQU | 100E7 20552 | ILL FIELL IMPOR |
| 0041 80FH LECTUP HUMBER 0042 80FC LOC POL 80FC CRC FOP ID FIELD 0043 80FF DTAFLU EQU 80FF DATA FIELD IMAGE 0044 8100 DTABUF EQU 80FF DATA FIELD IMAGE 0045 8180 DTAEUF EQU 8100 128 BYTE DATA BUFFER 0045 8180 DTAEUF EQU 8180 CPC FOP DATA FIELD 0045 8170 FDMP5 EQU 8170 MOPF IPACE 5 0047 3180 FDMP4 EQU 8180 MOPF IPACE 4 0048 8140 FDMP3 EQU 8160 MOPF IPACE 3 0049 8100 FDMP3 EQU 8100 MOPF IPACE 1 0050 8150 FDMP3 EQU 8150 MOPF IPACE 1 | 0.0416 | | 30F8 0050 | 1111109 | 800 880 | 30F3 0050 | THEF HUMBER |
| 0042 80FC 10FC 600 280FC 0FC FDF ID FIELD 0043 80FF DATA FIELD IMAGE DATA FIELD IMAGE 0044 8100 DATA FIELD IMAGE DATA FIELD 0045 8180 DTACRC ECU -8180 CPC FDP DATA FIELD 0045 8180 DTACRC ECU -8180 CPC FDP DATA FIELD 0045 8180 DTACRC ECU -8180 CPC FDP DATA FIELD 0045 8180 DTACRC ECU -8180 CPC FDP DATA FIELD 0045 8170 FDMP5 ECU -8170 MOPF IPACE 5 0047 3180 FDMP4 ECU 8180 MOPF IPACE 4 0048 8140 FDMP3 ECU 8160 MOPF IPACE 3 0049 8100 FDMP3 ECU 8100 MOPF IPACE 2 0050 8150 FDMP4 ECU 900 MOPF IPACE 1 | 0041 | | 80E9 0055 | LECHUM | 500 | SUFH | LELINE HOMBER |
| 0043 80PF 01FFLD EVO 130 PF 04FF 14FF FELD 17MH3E 0044 8100 DTABUF EOU 8100 128 BYTE DATA BUFFER 0045 8180 DTACRC EOU -8180 CPC FDATA BUFFER 0045 8180 DTACRC EOU -8180 CPC FDATA BUFFER 0045 8170 FDMP5 EOU 3170 MOPF (PACE 5 0047 3180 FDMP4 EOU 8180 MOPF (PACE 4 0048 8140 FDMP3 EOU 8140 MOPF (PACE 3 0049 8160 FDMP3 EOU 8160 MOPF (PACE 2 0050 8150 FDMP4 EOU 8150 MOPF (PACE 1 | 0042 | | 80FU Gora | TIUCHU DTOTUM | EUU | -80FC | LAU FUM IN FIELN Noto FIELN Imorg |
| 0044 0100 0100 125 0111 DHTH BUPPER 0045 8180 DTACPC EOU 8180 CPC FOP DATA FIELD 0046 8170 FDMP5 EOU 8170 MDPE CPACE 5 0047 3190 FDMP4 EOU 8180 MDPE CPACE 5 0048 8140 FDMP3 EOU 8160 MDPE CPACE 3 0049 8160 FDMP3 EOU 8160 MDPE CPACE 3 0049 8160 FDMP3 EOU 8160 MDPE CPACE 3 0050 8160 FDMP3 EOU 8160 MDPE CPACE 4 | 0043 | | 80FF 9100 | リノロトビリー | EQU EQU | -00FF .0100 | 199 PYTE BATA DIECCO |
| 0045 0100 <th< td=""><td>0044</td><td></td><td>0100 9100</td><td>TATECON</td><td>FOU</td><td>0100 .8190</td><td>100 ВЛЕ ИПІМ ВУЛНЫМ СОС ЕДО ДАТА СТЕГЛ</td></th<> | 0044 | | 0100 9100 | TATECON | FOU | 0100 .8190 | 100 ВЛЕ ИПІМ ВУЛНЫМ СОС ЕДО ДАТА СТЕГЛ |
| 0040 0140 0140 0140 0140 01041 0104 | 0.04-0 | | 010U 9170 | STRUES | ದಲ್ಲ ಕೆಂಗಿಗ | 0100 B170 | NACHTOGES NACHTOGES |
| 0048 81AU FDMP3 ECU 81AA MUPFIPACE 3 0049 81C0 FDMP3 ECU 81C0 MUPFIPACE 3 0049 81C0 FDMP3 ECU 81C0 MUPFIPACE 2 0050 81E0 FDMP1 ECU 81E0 MUPP TPACE 1 | 0040 | | 2120 | E TIME A | EQU FOU | 2130 | HUMELERUE D HARK TRACE 1 |
| 0049 8100 FDMP2 ECU 8100 MDPF FREE 2 0050 8150 FDMP2 ECU 8150 MDPF FREE 2 | ភូមិ រ ុ | | 2120 2120 | E fuite a | eco eco | 8180 | WURFLERE 9 WURFLERE 9 |
| 0050 3150 FDMP1 E00 8150 UDA FPEFE | 0040 | | 8160 | EDWER | EGU | 8160 | WUMTLERLE D WORLERDE D |
| | 0050 | | 31E0 | FINDP1 | EGU | 8160 | WORK CRACE 1 |

Figure 32. Floppy Disk Control Program (Sheet 1 of 28)

9◀

SUMMARY

SUMMARY

TMS 9900 Floppy Disk Controller

| FLOPPY | DI II. | сонтеос | PPDGPA | শ | | PAGE 0002 |
|--------|--------|---------|-------------------------|----------|---|----------------------------|
| 0052 | | | ****** | ***** | ***** | ***** |
| 0053 | | | • | | | |
| 0054 | | | + | CRU R | IOUATEI | |
| 0055 | | | + | | | |
| 0.056 | | 0.000 | ыцы | εου | Û. | RECEIVE IN |
| 0057 | | 0004 | INDEX | EOU | 4 | INDEX PULSE |
| 0058 | | 0006 | TRKOO | EQU | 6 | TRACK 00 INDICATOR |
| 0059 | | 0007 | ₽DY | EQU | 7 | DRIVE READY |
| 0060 | | 0000 | ZOUT | EQU | Ũ | TRANSMIT OUT |
| 0.061 | | 0001 | FT1 | εου | 1 | REQUERT TO REND |
| 0.062 | | 0.064 | IEL | EOU | 4 | DRIVE BELECT |
| 0063 | | 0006 | STEP | EQU | 6 | HEAD STEP CONTROL |
| 0064 | | 0007 | STEPUP | EOU | r, | STEP DIRECTION CONTROL |
| 0065 | | | ****** | ***** | ************** | ************************* |
| 0066 | | | • | | | |
| 0067 | | | + | ::OP | EQUATE: | |
| 0.068 | | | + | | | |
| 0.069 | | | | DCOP | EFFT+1 | ERPOR REPORT |
| 0070 | | | | 미지미면 | IDED:5 | PEAD ID FIELD |
| 0071 | | | | DHOP | THIT + B | CET TRACK |
| 0072 | | | | DXOP | EINC+4 | INCREMENT SECTOR |
| 0073 | | | | D∷OP | DCDN+5 | SELECT DRIVE ON |
| 0074 | | | | DXOP | AXMI+6 | ASCII DATA TRANSMIT |
| 0075 | | | | D.COP | CPCI+7 | ID FIELD OPC CALCULATION |
| 0.076 | | | | D: 06 | CFCD•8 | DATA FIELD CPC CALCULATION |
| 0077 | | | | D. (D.E. | TINC.9 | INCREMENT TRACK |
| 0078 | | | | DHOP: | HFC2+10 | RECEIVE HER BYTE |
| 0079 | | | | 1, Ot- | HUM2+11 | TRANIMIT HEX BYTE |
| 0.030 | | | | 0000 | HLIH:12 | HEM LINE |
| 0.081 | | | | D. OP | RECV+13 | RECEIVE CHARACTER |
| 0035 | | | | DC DP | ./MIT+14 | TRANIMIT CHARACTER |
| 0.083 | | | | DXDP | NUAR915 | OFTWARE TIME DELAY |
| 0.034 | | | ***** | ***** | ************* | *********** |
| 0.085 | | | * | _ | | |
| 0.086 | | | • | TIME | CONCTANTS | |
| 0.087 | | | • | | | |
| 0.038 | | 00FA | HBDLY | EQU | 250 | HALF BIT (1.667 MS.) |
| 0.086 | | 01E4 | FEDLY | EOU | 500 | FULL BIT (3,333 MC.) |
| 0690 | | 0359 | $E \ge D \sqcup \gamma$ | εοu | 1000 | 2 BITS (6.667 MS.) |
| 0091 | | 7530 | B30BLY | EOU | 30000 | CARRIAGE RETURN |
| 0095 | | | + | | | (200 MS.) |
| 0093 | | 0500 | HIDLY | Eûû | 1500 | HEAD TIEP (10 MC.) |
| 0.094 | | 1482 | HDLDLY | EõU | 5250 | HEAD LOAD (35 MG.) |
| 0095 | | | ***** | ***** | • | ********* |
| 0096 | | | • | | | |
| 0.097 | | | • | FONER | R DH RESET VECTOR | |
| 0098 | | | + | | | |
| 0099 | 0000 | 0 81E0 | MSE I VC | DHTH | FT00E1+21ME1 | |
| | 0.0.00 | | | | | |

Figure 32. Floppy Disk Control Program (Sheet 2 of 28)

▶9

TMS 9900 Floppy Disk Controller

| FLOPPY | DISK | CONTROL | PROGRAM | PAGE 0003 |
|--------|--------|---------|--------------------------|---|
| 0101 | | | ******* | ****** |
| 0102 | | | • | |
| 0103 | | | EPP0 | R MESSAGES |
| 0104 | | | • | |
| 0105 | 0004 | 49 | NIDMIG TEXT | 'ID NOT FOUND' |
| 01.06 | -0010 |) 00 | BYTE | 0 |
| 0107 | 0011 | 44 | NDMMSG TEXT | 1DATA MARK NOT FOUND1 |
| 0108 | 0024 | 00 | BYTE | 0 |
| 0109 | 0025 | 44 | NPDYMS TEXT | 'DRIVE NOT READY' |
| 0110 | 0034 | 00 | BYTE | 0 |
| 0111 | 0035 | i 43 | CRCMSG TEXT | 1CRCC ERRER1 |
| 0112 | 003F | 00 | BYTE | 0 |
| 0113 | | | ******** | *************************************** |
| 0114 | | | * | |
| 0115 | | | ♦ XOP | VECTORE |
| 0116 | | | • | |
| 0117 | 0040 | FFFF | DATA | -1,-1 |
| | 0042 | FFFF | | |
| 0118 | 0044 | 81E0 | DAIA | FDWP1,ERPTPC |
| | 0046 | | | |
| 0119 | 0048 | 8100 | UHIH | FDWP2,IORDPC |
| 01.50 | 004H | | DO TO | |
| 0120 | 0040 | 8180 | DHIH | F D00P49 TK 21PC |
| 01.21 | 0076 | 9100 | DOTO | ETUDO, STROOP |
| 0101 | 0050 | | 50110 | - Doit 23 31110-0 |
| 0122 | 0054 | 8180 | рата | FRUP4. DODNPC |
| ~ | 0056 | | 2.1111 | |
| 0123 | 0058 | 8100 | DATA | EDWP2+AXMTPC |
| | 0054 | | 2 | |
| 0124 | 0050 | 8180 | DATA | FIMP3+CRCIPC |
| | 005E | | | |
| 0125 | 0060 | 81A0 | DATA | FDWP3+CRC0PC |
| | 0062 | | | |
| 0126 | 0.064 | 31A0 | DATA | FDWP3,TINCPC |
| | 0066 | | | |
| 0127 | 0068 | 81A0 | DATA | FDWP3, HPC2PC |
| | 006A | | | |
| 0128 | 0.060 | 8190 | DATA | FDWPBRHXM2PC |
| | 006E | | | |
| 0129 | 0070 | 81A0 | DATA | FDWP3,NLINPC |
| | 5200 | | | |
| 0130 | 0074 | 8180 | DATA | FDWP4,RECVPC |
| | 0076 | | . | |
| 0131 | 0078 | 8180 | DATA | E D0F4•%M11FL |
| 01.22 | 007H | 0170 | BC 70 | |
| 0152 | 0070 | 5170 | THIH | PDWPD•DLHTPL |
| | - 007E | | | |

Figure 32. Floppy Disk Control Program (Sheet 3 of 28)

94

SUMMARY

SUMMARY

TMS 9900 Floppy Disk Controller

| FLOPPY | DICK | СОНТРОЦ | PROGRAM | 1 PAGE 0004 |
|---------------|-------------|----------------------|----------------|---|
| 0134 | | | ****** | • |
| 0135 | | | • | |
| 0136 | | | • | ASCII VALUES |
| 0137 | | | + | |
| 0138 | 0.030 |) 41 | ACCITA | TEXT |
| 0139 | 0.0 ± 1 | 46 | ABCITE | TERT F |
| 0140 | 0.082 | 2 4D | ACCIIM | TEXT (M) |
| 0141 | 0083 | 1 E | ELL | BYTE 1B |
| 0142 | 0084 |) 20 : 35 | BLHH | BYTE REV THITE RE |
| 0143 | 0080 |) 3F | UUE.I DELI | BUIL 35 1997 - 197 |
| 0144 | 0.086 |) U. 1 00 | BELL BACLED | - DITE - 207 で27年 - 60 |
| 0140 | 0007 | 0.5 | CORRET | DITE VO DVTE VOD |
| 0147 | 0.085 |) 08) 08 | LINEED | EVTE - 08 |
| 0148 | | | ++++++ | ······ |
| 0149 | | | • | |
| 0150 | | | • | ADDITIONAL TEXT MESSAGES |
| 0151 | | | • | |
| 0152 | 003E | i 20 | TRMEG | TEXT TRACK = |
| 0153 | 0093 | 3 00 | | B/TE 0 |
| 0154 | 0.094 | 4 20 | ENDMIG | TEXT END: |
| 0155 | 0099 | 9 NO | | |
| 0156 | 0.096 | 1 20 | SCIMIC | FENT : JECTOR = |
| 0157 | 0.0H4 | F UU D-5 | | BALE U Tour - Auguron - |
| 0158 | 0040 |) <u>2</u> . 1 00 | 11000010 | 15.1 • 1909BER - Evite A |
| 0160 | 0086 |) 20 | ADDM16 | TENT · ADDREN HY |
| 0161 | 00BF | 200 | 100120 | BYTE 0 |
| 0162 | 0080 | 44 | DL DMEG | TEXT (DELETED DATA FIELD) |
| 0163 | 0008 | . 00 | | BYTE 0 |
| 0164 | | | ****** | • |
| 0165 | | | + | |
| 0166 | | | • | DICK MARK CONSTANTS |
| $01 \oplus 7$ | | | • | |
| 0168 | 0.00 F | F8 | DLDMPI | BYTE F8 |
| 0169 | 0.0 D (| I FE | IDMFH | BYTE PE |
| 0170 | 00001 | . FB | DINER TINEI | ENTE FR Thirty Fo |
| 0171 | 0.010% | - FL | 1.1.114-11 | DITE FU CODEN |
| 0172 | | | | |
| 0173 | | | • | •••• |
| 0175 | | | • | TO BROUTINE: DLAY |
| 0176 | | | • | |
| 0177 | | | + | CALLING DEQUENCE: DLAY DOOUNT |
| 0179 | | | • | |
| 0179 | | | • | A SOFTWARE LOOF WILL BE EXECUTED THE NUMBER |
| 0180 | | | • | OF TIMES SPECIFIED BY THE CALLING PROGRAM. |
| 0131 | | | • | EACH ILEMATION OF THE LOOP RESULTS IN A |
| 0182 | | | • | DELAY OF 6.67 MILPUSECUMDI. |
| 0183 | oor- | 0.000 | ♦ ni erren | DEC 511 DECOEMENT COUNT |
| 0184 | 0084 | i 0608 Séé∩n⊓a/ | 100000 | DEC FII DECKENENT COUNT |
| 01.85 | 00006 | 16FF | | UNE DLAYPO LODP IF NOT 0 |
| 0186 | 0003 | 0380 | | PTUP PETURN |

Figure 32. Floppy Disk Control Program (Sheet 4 of 28)

▶9

| FLOPPY | DISK | CONTROL | PROGRAM | | | PAGE 0005 |
|--------|--------|------------------|---------|------------------|---|---|
| 0188 | | | ****** | **** | • | • |
| 0189 | | | • | | | |
| 0190 | | | • | TORM | DOTINE: MECA | |
| 0191 | | | • | | NC SCOUCHER, SEC | |
| 0198 | | | • | UMEL. | ING SEQUENCE. FECK | 2 0°CUCHIN |
| 0175 | | | • | <u>.</u> | | - CODECT EMEMATTING |
| 01.24 | | | • | רויים. זיק סו | SCIVEN AND THEN PE | TOANSMITTEN |
| 0175 | | | | 13 MG 87 90 | 10 BAHR - THE RECEI | IVED CHARACTER IS STORED |
| 0120 | | | • | AT TH | HE SPECIFIED LOCATI | IVED CHARACTER IS STERED |
| 0190 | | | • | | ie steettieb Eboint | |
| 0199 | 0006 | a narr | PECVEC | CL P | R12 | TET CRU BATE |
| 0100 | 0076 | | | | | |
| 0200 | 0.010 | 1E00 | RCV | тв | RIN | TEST RECEIVE INPUT |
| 0201 | 00DE | 13FE | | JEO | PCV | LOOP UNTIL PIN = 0 |
| 5050 | 00E0 | 2FE0 | | DLAY | PHBBL 7 | DELAY HALF BIT TIME |
| | 00E2 | 2 00FA | | | | |
| 0203 | 00E4 | ¥ 1F00 | | ΤB | PIN | TEST RECEIVE INPUT |
| 0204 | 0066 | 5 13FA | | JEO | PCV | IF RIN = 0. VALID CTART BIT |
| 0205 | 00E8 | 8 020A | | LI | F10, 3F | INITIALIZE ACCUMULATOR |
| | 0.0EF | 9 003F | | | | |
| 0206 | 0060 | 2FE0 | POVLP | DLA7 | ØFBDLY | DELAY FULL BIT TIME |
| | 00E6 | E 01F4 | | | | |
| 0207 | 0.0E (|) 1F00 | | ΤB | E-111 | TEGT RECEIVE INPUT |
| 8050 | 00Fa | 2 16 | | THE | PCVOFF | SET MSB OF ACCUMULATOR |
| 0209 | 00F4 | 4 026A | | 0R I | F10•>8000 | IF RIN = 1 |
| | 00F6 | 5 8000 | _ | | | |
| 0210 | 0.0F8 | 8 091A | PCVOFF | SPL | P10+1 | SHIFT ACCUMULATOR |
| | 0.0F3 | 2**1602 | | | | |
| 0211 | 00FF | H 18⊢8 | | 100 | PLVLP | IF CHPRY, MECEIVE NEXT BIT |
| 0212 | 00F0 | C EFEO | | DEHY | ARSDEX. | DELAY 2 BIT TIMES |
| | 0.0000 | E UBES 1500 | | * • | | |
| 0213 | 0100 |) 1800 5 1866 | | LE 1942 | M10 600 | IEUI MELEIVE INFUI IE DIN - O COOMING COCCO |
| 0214 | 0106 | 1 10EU 1 DECE | | UNC MEROR | PUV D10.4011 | нана растист скоростор На вил в ок рениции текце |
| 0210 | 0104 | + UOLH | • | nuvb | 6.104 AB 11 | TO OPECIEISED LOOPTION ONE |
| 0215 | | | | | | TO PECTATED COUNTION HUD Deteonanit |
| 0616 | | | • | | | eztenneutt. |

Figure 32. Floppy Disk Control Program (Sheet 5 of 28)

9

SUMMARY

TMS 9900 Floppy Disk Controller

| FLOPPY | DISK | CONTROL | PPOGRAM | | | PAGE 0006 |
|---------|--------|-------------------|-----------|--------------|---|--------------------------------|
| 0219 | | | ***** | **** | • | ***** |
| 0220 | | | • | | | |
| 00001 | | | | 1020 | 0011468111 | |
| 0222 | | | | cerr | ING SECHENCE: SMT | TRUDCATN |
| 0224 | | | | | ING CESSENCE: ANI | i webenin |
| 0.2.25 | | | • | AN A | сті снараютер ылт | H CORRECT EDRMATTING |
| 0226 | | | • | ANT I | EVEN PARITY IT TRA | N°MITTED AT 300 BAUD. |
| 0227 | | | • | THE | LOCATION OF THE CH | APACTER TO BE TRANS- |
| 0228 | | | • | MITTI | ED IS SPECIFIED AS | THE CALLING PARAMETER. |
| 0229 | | | • | | | |
| 0230 | -01.05 | 6 04 00 | 041 TPC | СLР | F12 | INITIALIZE CRU BASE |
| | 0.076 | 0106 | | | | |
| 0231 | 0108 | A020 (| | LІ | R10+3 | INITIALIZE ACCUMULATOR |
| | 01.06 | 0003 | | | | |
| 0838 | 0100 | 0209 | | LI | R9. 8000 | INITIALIZE PARITY MASK |
| | 0108 | 8000 | | | _ | |
| 0233 | 011) |) D298 | | MOVE | ◆F11•F10 | FETCH CHARACTER |
| 0234 | 0113 | 10 | | J'DP | PAPADJ | IF ODD PARITY INVERT MSB |
| 0235 | 0114 | 1 0409 | | CLP | P9 | ELSE, CLEAP PARITY MASK |
| 0636 | 0116 | S EHSY | HHHHI I | DH, | H,H + H I U | OF FARITY MAIN |
| A 3 3 7 | 0116 | 2++1001 | | | | |
| 0237 | | | • | | . | MITH CHHRHCTER TUDH DA DAT |
| 0238 | 0113 | 6 1E01 9 00000 | | - EL 1 | | NUMUALUM MIL References |
| しごろき | 0116 | 1 0684 | NATE DA | 1910 | PETERS | YUTHTE CHHRHUTER |
| 0240 | 0110 | . 1077 | ULLET. | 202 | 200104 | TELA DESCT VOLT |
| 0241 | 0110 | 1 10 | | D D L UMD | NETRALY | 15 UN MEDEL AUUN And Anto |
| 0242 | 0100 | 2 1000 | пантан | 1000 1000 | | 5/16, 15T 100T |
| 0240 | 0100 | . 1000 .★★1000 | 1000101 | | | |
| 0244 | 0124 | N PEED | 'E BÍOL J | DLAY: | SEED 1 | DELAY EUCL RIT TIME |
| | 0126 | 01E4 | | 1-11-11-1 | 9. T.T.C. | |
| | 0120 | i ♦ ♦1001 | | | | |
| 0245 | 0128 | 0.916 | | TEL | P10+1 | CHIFT ACCUMULATOR 1 BIT |
| 0.846 | 0129 | 16F8 | | UNE C | MTLP1 | IS NOT DEPON TRANSMIT HE T BIT |
| 0847 | 0120 | 1.001 | | 180 | F T I | TURN DEE RITE |
| 0243 | 012€ | 0330 | | 经工作性 | | RETURN |

Figure 32. Floppy Disk Control Program (Sheet 6 of 28)

▶9

| | FLOPPY | DISK | CONTROL | PPOGRAM | 1 | | PAGE 0007 |
|-----------|---------------|--------------------|-------------------|---------|-------------------|--|---|
| | 0250 | | | ****** | **** | • | • |
| | 0251 | | | • | | | |
| | 0252 0253 | | | • | SOREI | 10/106: 0.00 | |
| | 0254 | | | • | CALL | ING LEQUENCE: DIO | 14 Û |
| | 0255 | | | • | THE | | та серетер Амр |
| | 0206 0257 | | | * * | THE | SELECT DELHY PERID | D IS EXECUTED. IF THE |
| | 0258 | | | • | DEVI) | CE IS NOT READY, A | N ERPOR MESSAGE IS |
| | 0259 | | | * | PRIM | TED HAD THE OPERAT PWISE, CONTROL RET | ION IS HEURIED. URNA TO THE CALLING |
| | 0260 | | | • | PPDG | PAM. | |
| | 0262 | | | • | 61 D | P 10 | |
| | 0263 | 0130 | ● 0460 ◆◆01301 | DOGNEC | CER | 812 | INTUTHLIZE CHO BHSE |
| | 0264 | 0132 | 1D04 | | 380 | 3EL | SELECT DRIVE |
| | 0265 | 0134 | 2FE0 | | DLAY | ƏHTLDLY | DELAY FOR HEAD LOAD |
| | 0266 | 0135 | 1482 1607 | | ŤВ | PDY | TEST DRIVE STATUS |
| | 0267 | 013A | 13 | | JĒĢ | DODHRT | IF READY, NORMAL RETURN |
| | 0268 | 0130 | 2060 | | EPPT | AHRDYMI - | ELIE, ABORT AND PRINT |
| | 0269 | orse | 0020 | • | | | ERROR MESSAGE. |
| | 0270 | 0140 | 0380 | DSOMRT | PTNP | | HORMAL RETURN |
| | 0271 | 01 3H | ●●I302 | ****** | | • | ••••• |
| | 0272 | | | • | | | |
| . | 0273. 0274 | | | • | DUBPI | DUTINE: HPC2 | |
| | 02.4 | | | • | CALL | ING SEQUENCE: HRC. | 2 QLOCATH |
| | 0276 | | | • | | | |
| | 0277 | | | • | H BU ARE I | HAK IS PEHASMITTED RECEIVED, TE EITH | ER CHARACTER I A |
| | 0279 | | | • | BLAN | RE HO OPERATION IS | PERFORMED AND THE |
| | 0280 | | | • | · 러디운언! · TMO! | AL PETURN 10 EXECU | TED. IF THO HEXADECH D. THE HELODECIMON |
| | 0281 0282 | | | • | BYTE | IS STOPED HT THE | LUCATION SPECIFIED |
| | 0283 | | | • | HE T | HE CALLING PARAMET | EP. IF EITHEP CHAPACTEP |
| | 0284 | | | * | IS A Dona | М ЕЗСАРЕ, СЫМТРОЦ РАМ АТ ТЫС РОТИТ И | IS RETURNED TO THE MAIN WERE DREPATOR COMMAND: |
| | 0285 | | | • | ARE | PEQUESTED. IF ANY | DTHER CHARACTER IS |
| | 0287 | | | • | RECE | IVED, MO OPERATION | IS PERFORMED AND THE |
| | n289 n289 | | | • | RETU | PH PC VALUE WILL B R 10 DE THE CALLIN | E THE CONTENTS OF REG+ G PROGRAM |
| | 0290 | | | • | 4 - 1 - 1 I | a io de par carrera | |
| | 0291 | 0142 | 81E0 | RIBHAC | рнтн | FDWP1.TOP | RETURN VECTOR |
| | 0292 | 0144 | 2FA0 | HPC2PC | . (MIT | a BLAH | TRANIMIT BLANK |
| | 4,2 · 1 | 0149 | 0.084 | | | | |
| | 0.000 | ព្រំភូមិ ពារថ្ម | (♦♦Ů146 4 0468 | | CL R | Rtó | CLEAR HET ACCUMULATION |
| _ | 0293 | 0140 | 0708 | | 1570 | P8 | INITIALIZE CHAPACTER COUNTER |
| | 0295 | 014E | 2F49 | HPC2LP | RECV | 29 27 | FETCH CHAPACTER |
| | 야 공연 년 | -0150 | ा जन्मान | | 化胶 | M M A ARE LE | COMPREND IS ECCHPE |

Figure 32. Floppy Disk Control Program (Sheet 7 of 28)

9∢

| FLOPPY | DICH | נסאדאסנ | PPDGPA | 1 | | PAGE 0008 |
|--------|--------|-------------------|-----------|------------|-------------------|--|
| | 0158 | 00331 | | | | |
| 0.297 | 0154 | 16 | | JHE | MOTEIC | IF HOT.CONTINUE |
| 0298 | Ú Í SE | 0420 | | EL ME | ARTENV C | ELSE: ABORT COMMAND |
| | 0159 | 0142 | | | | |
| 0.299 | 0156 | , aene | NOTEIC | С В | 99. JELANI | COMPARE TO BLANK |
| 00000 | 0150 | 0024 | 1107 - 01 | | 1.42.2.11.11 | |
| | 0154 | . 0004 I≜≜1602 | | | | |
| 0200 | 0156 | | | 1E ŭ | HREPRT | IE = BLANK, RETHEN |
| 0300 | 0106 | 1 3 | • | 101 C. | - 11- Q Q 1- 1 | ELSE. CONVERT TO HEYADECIMAL |
| 0301 | 0120 | 0000 | • | 61 | P9 | SUPPORT ASCHI RIAS |
| 0502 | 0160 |) 0447) 10000 | | P1 | N 94 N 9000 | SODIENSI NSOII DINS |
| 0.000 | 0100 | . DOOD | | ь т | церовъ | ΤΟ ΕΕΣΣ ΤΠΟΝ ΝΟΛ. ΑΦΠΡΤ |
| 0505 | 0164 | 11 | | CT - | | TEST ERB NUMERIC |
| 0304 | 0156 | 0287 | | L 1 | 474/HUU | ICSI FUE NUMEETC |
| 0.5.0F | 0168 | 5 0 H 00 | | | HERE . | TE NUMBER . TO |
| 0305 | 0166 | * 11 | | UL 1 CT | 10000 V 700 | TE HUNCHIUN SAIE Alee subtroat and dige |
| 0305 | 0160 | , UZZ9 . Fooo | | ні | ₩9• - >700 | ELSE, SUBIRACI ALFAA BIAS |
| | 0166 | - F900 | | | | TO LEAD THOM SHE OPDAT |
| 0307 | 0170 | 0289 | | CT . | 8.940 H00 | TE CE22 (MHM (41) MBDE) |
| | 0178 | 0000 | | | | |
| 0303 | 0174 | 11 | | JLI | HEYLEHE | |
| 0309 | 0176 | 0289 | | C1 | HAA (FEE | COMPARE LO HISCII E |
| | 0178 | 3 ÛFFF | | | | |
| 0310 | 0176 | 4 15 | | JGT | HECSUB | IF GREATER THHM, ABORT |
| 0311 | 0170 | F289 | HOHA J | COCB | R9.₽10 | STORE HEX VALUE IN |
| | 016F | ¥★★1103 | | | | |
| 0312 | | | + | | | ACCUMULATOR |
| 0313 | 0178 | E 0588 | | INC | 6 .8 | INCREMENT CHARACTER COUNT |
| 0314 | 0180 |) 16 | | THE | HPCENI | IF NOT 0, SMIP |
| 0315 | 0188 | 2 0A4A | | ĩLĤ | P10.4 | SHIFT HEX ACCUMULATOR |
| 0.316 | 0184 | ↓ 10E4 | | TWE | HRCCLP | FETCH SECOND CHAPACTER |
| 0317 | -0186 | 5 D6CA | HRUSHD | MOVB | ₽10• + ₽11 | ITORE HER VALUE |
| | -0180 |)++1602 | | | | |
| 0318 | | | • | | | AT SPECIFIED LOCATION |
| 0319 | 0138 | 3 0380 | HRCZRT | E THE | | RETURN |
| | 0158 | E**1314 | | | | |
| 0320 | 0126 | а сзар | HACSAB | MDV | @20(R13)•₽14 | MODIFY RETURN PC |
| | 0190 | 0014 | | | | |
| | 0164 | ↓++ 1112 | | | | |
| | 0174 | 4++110A | | | | |
| | 0176 | 4++1507 | | | | |
| 0321 | 0198 | 1 0 F C | | J/4E | TRSDRH | RETURN |

Figure 32. Floppy Disk Control Program (Sheet 8 of 28)

▶9

| FLOPPY | DICH | CONTROL | PPOGPAN | 1 | | PAGE 0009 |
|---------|--------|-------------------|---------|-------------|---|---|
| 0323 | | | ****** | **** | • | ••••• |
| 0324. | | | + | | | |
| 0325 | | | + | 0.98U03 | DUTINE: HIM2 | |
| 0326 | | | • | CALL | ING SEQUENCE: HYMA | > а влатм |
| 0328 | | | • | | no scoence. And | |
| 0329 | | | • | THE ! | HEXADECIMAL EQUIVAL | ENT OF THE VALUE CONTAINED |
| 0330 | | | • | IN T | HE LOCATION SPECIFI | IED BY THE PAPAMETER IS |
| 0331 | | | + | TRBN | SMITTED, PRECEDED | BY A BLANK |
| 0332 | | | • | | | |
| 0333 | -0190 |) 2FA0 | HXM2PC | XMIT | ØBLAN K | TRANSMIT BLANK |
| | 0193 | 2 00841 | | | | |
| | ŰÜ66 | [♦♦0190 | | | | |
| 0334 | 0194 | t DS8B | | MOVE | ◆R11+P10 | FETCH BYTE |
| 0335 | 0196 | 5 06A0 | | ВГ | MHERSEN I | ISHUZUII FISZI CHHMHCIES |
| | 0198 | ; | | 21.0 | 51× 4 | THIET DATE |
| 0335 | 0196 | 1 UH4H 2 0400 | | SLH DI | FIU+4 Guevymt | TRANSMIT SECOND CHARACTER |
| 0557 | 0190 | - 0000 | | DL | and a second | TRACTORY 2000 D CHARGE PLA |
| 0338 | 0120 | -) 0380 | | PTHP | | RETURN |
| 0339 | 0162 | 2 0248 | HEXXMT | MOV | P10.P9 | MOVE CHARACTER |
| | 0198 | 3++01A2 | | | | |
| | 0195 | E ++ 01A21 | | | | |
| 0340 | 01A- | 1 0949 | | I₩L | P9,4 | GHIFT RIGHT 4 BITT |
| 0341 | 01Be | 6 0289 | | ΟI | R9.`A00 | TEST FOR NUMERIC |
| | 0198 | 3 0A00 | | | | |
| 0342 | 01 A P | 11 | | JLT | NHADJ | IF SUN SMIP Super options fiot |
| 0343 | 0180 | : 0229 - 5765 | | ні | E.A. > 5.00 | ELSENHUD HEFHH BIHS |
| 0.5.1.1 | 01 Pr | 5 UNUU N UNDO | ոստու | aı | 09. SÚÓN | ADD ALTI BIAT |
| 0344 | 01.01 |) UEE7 > DAAA | ՍՈ Դ Դ | п. | P 54 5000 | NUC NICII DINI |
| | 0180 | 3●●1102 | | | | |
| 0345 | 018- | 4 2F89 | | SMIT | RA | TRAMSMIT HEX ASCII CHARACTER |
| 0346 | 01Be | 5 045B | | FΤ | | RETURN |
| 0347 | | | ****** | **** | • | • |
| 0348 | | | • | | | |
| 0349 | | | • | 0U88) | DUTINE: NLIN | |
| 0350 | | | • | | | |
| 0351 | | | • | CHEE | INP CENDENCE: NCI | 4 U |
| 0302 | | | • | ruc | ортитар к олубије: | D TO THE REGIMPING |
| 0303 | | | | ae t | HE NETT LINE | D FO FREETHERING |
| 0204 | | | • | ан т | | |
| 0356 | 01B' | 3 2FAO | NEINPO | CMIT | ACARPET | CARRIAGE RETURN |
| | 01.8 | A 0088 | | | | |
| | 007. | 2++0185 | | | | |
| 0.357 | 01 B | 2 8FE0 | | DLAY | PBB0DL7 | CARRIAGE RETURN DELAY |
| | 01 E) | E 7530 | | | | |
| 0358 | 010 | 0 2FA0 | | ≺MIT | ØLIMEFD | LINE FEED |
| | 010 | ≤ 00394 • • • | | ATUS | | 207 T (1091) |
| 0328 | ЦĻ | 4 0380 | | ж. Г.Ш.Е. | | a C I Gant |

ъ.

Figure 32. Floppy Disk Control Program (Sheet 9 of 28)

94

| FCOPPY | DISK | CONTROL | PROGRAM | 1 | | PAGE 0010 |
|--------|------|-----------------|----------|---------|------------------|--------------------------------|
| 0361 | | | ****** | **** | | ••••• |
| 0362 | | | + | | | |
| 0363 | | | + | CUBPO | 3UTINE: ID+I | D |
| 0364 | | | + | | | |
| 0365 | | | + | CALL: | ING TEQUENCE: | IDFD 0 |
| 0366 | | | • | | | |
| 0367 | | | • | EACH | ID FIELD OF | THE CURRENT DISKETTE TRACK |
| 0368 | | | • | 15 99 | EAD UNTIL THE | E ID FIELD WITH THE CORRECT |
| 0369 | | | + | TRACK | • SECTOR, AN | ND CRC IS FOUND, AT WHICH |
| 0370 | | | + | TIME | THE ROUTINE | IS EXITED. IF THE CORRECT |
| 0371 | | | + | FIELI |) IS NOT FOUN | ND WITHIN A COMPLETE DISK |
| 0372 | | | + | REVO | UTION (IE BB | EFORE 2 INDEX PULSES ARE |
| 0373 | | | + | DETEC | TED: THE DF | PERATION IS ABORTED AND AN |
| 0374 | | | • | 5660A | P MEETAGE II. | PEPOPTED. |
| 0375 | | | • | | | |
| 0376 | 010 | 6 2DC0 | IDPDPC | CRCI | 0 | UPDATE ID FIELD IMAGE CRC |
| | 0.04 | A★★01061 | | | | |
| 0377 | -010 | 8 2040 | | DSON | 0 | TURN DN DRIVE |
| 0378 | 010 | A 0209 | | LI | P9.2 | INITIALIZE INDEX PULSE COUNT |
| | 010 | £000 1 | | | | |
| 0379 | 010 | E 020A | IDMPD | LI P: | LO∙IDFLD | CET POINTER TO ID FIELD |
| | 01 D | 0 9067 | | | | |
| 0.380 | 01 D | 2 9 5 A0 | | (L E) | ·한다고분수 • 민준 카페이란 | + COMPARE DICK BYTE TO |
| | 010 | 4 7FF8 | | | | |
| 0381 | | | • | | | HARK CHHRACTER |
| 0332 | 01 D | 6 13 | | 1E0 | MEREND | IF MARK, CONTINUE |
| 0383 | 01D | 8 1F04 | | ΤB | INDEC | ALIE, TEIT FOR INDEX IIGHAL |
| 0334 | 01 D | H 16F9 | | THE | 1 DMB D | IF HO IHDEN: PEREAD DIDA |
| 0385 | 01 D | C 0609 | | DEC | P9 | IF INDEX+DECREMENT INDEX COUNT |
| 0386 | 01 D | E 16F7 | | THE | I DHE D | IF NOT 0, REREAD DISK |
| 0387 | 018 | U 2060 | | EPFT | PUHI DMC G | ELSE, REPORT ID READ FRROM |
| | 01E | 2 00044 | | | | |
| 0338 | 015 | 4 0209 | 에면ł FMD | ΕI | ਦੇ ਦੇ ਦ | сана вуте сарии |
| | 018 | 6 0006 | | | | |
| | 01B | 6**1306 | | | | |
| 0389 | 01E | 8 933 A | IDPDLP | C B | ◆P10++3D19F1 | D COMPARE DICK DATH |
| | 01E | A 7650 | | | | |
| 0390 | | | ب | | | II IB FIELD IMAGE |
| 0391 | 015 | C 16F0 | | JHE . | T Divites B | IF MOT EVONEN STHET OVER |
| 0342 | 01E | E 0609 | | DEC | 299 | DECREMENT BYTE COUNT |
| 0393 | 01F | 0 16FB | | THE | IDPDLP | I- MOT 0. PEAD MEXT BYTE |
| 0394 | 01F | 5 0380 | | F T 네 P | | ELSE, ID FOUND, RETURN |

Figure 32. Floppy Disk Control Program (Sheet 10 of 28)

▶9

• ~

| FLOPPY | DISK | CONTROL | PROGRAM | 1 | PAGE | 0011 |
|-----------|------|------------------|---------|----------------|---------------------------------------|------------------|
| 0396 | | | ***** | | | |
| 0397 | | | + | | | |
| 0398 | | | + | :UBADUTINE: | EPPT | |
| 0399 | | | + | | | |
| 0400 | | | + | CALLING DECUE | SHEE: EPPT WHEES | AGE . |
| 0401 | | | • | | | |
| 0402 | | | • | THE MESSAGE W | HOSE ADDRESS IS | CONTAINED IN R11 |
| 0403 | | | • | WHEN THE ROUT | FINE IS ENTERED I | (S PPINTED, |
| 0404 | | | + | FOLLOWED BY 1 | THE CUPRENT TRACK | CAND SECTOR |
| 0405 | | | • | NUMBER. THE | DRIVE IS TURNED | OFF AND CONTROL |
| 0406 | | | • | IS RETURNED 1 | ГО ТНЕ СОММАНД ЕМ | ITRY PROGRAM. |
| 0407 | | | • | | | |
| 0408 | 01F4 | 4 2F00 | EFPIPC | HEIN Ü | 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 | INE |
| | 0.04 | 5 + +01F4 | | | | |
| 0409 | 01F) | 6 2D98 | | A.MT ♦F11 | PPINT | JELECTED MEISAGE |
| 0410 | 01F: | 3 2DA0 | | ACMI DIKMSG | PRINT | TRACK MESSAGE |
| | 01F) | A 008A/ | | | | |
| 0411 | 01F0 | 2 2EE0 | | HXM3 ƏTKNUM | PPINT | TRACK NUMBER |
| | 01FI | E 80F8 | | | | |
| 0412 | 020 | 0 2DA0 | | AXMT DISCIMING | PRINT | SECTOR MESSAGE |
| | 020 | 2 009A1 | | | | |
| 0413 | 020 | 4 2EE0 | | HAMS DIECHAN | PRINT | SECTOR NUMBER |
| | 0.80 | 6 80FA | | | | |
| 0414 | 020 | 8 1E04 | | 182 16L | Tuent (| JEE DISK DRIVE |
| 0415 | 020 | A 0420 | | BLWP PRIPHVC | PETURI | I TO COMMAND |
| | 020 | C 01421 | | | | |
| $041 \pm$ | | | • | | 三月丁戸宇 | PROGRAM |

9∢

Figure 32. Floppy Disk Control Program (Sheet 11 of 28)

| FLOPPY | DICK | CONTROL | PPOGPA | গ | | PAGE 0012 | |
|--------|--------|---------|---------------|---------------------------------|---|---------------------------|--|
| 0418 | | | ***** | **** | • | ***** | |
| 0419 | | | • | | | | |
| 0420 | | | • | CUBR | DUTINE: AXMT | | |
| 0421 | | | • | | | | |
| 0422 | | | • | CALL | ING SEQUENCE: AXM | T ØMESCAGE | |
| 0423 | | | • | | | | |
| 0424 | | | • | THE | ASCII CHARACTER ST | PING, THE | |
| 0425 | | | • | BEGI | NNING ADDRESS OF W | HICH IS CONTAINED | |
| 0426 | | | • | IH P | 11. IS TRANSMITTED | . THE END OF THE | |
| 0427 | | | • | STRI | 45 IS INDICATED BY | A NON-PRINTABLE | |
| 0428 | | | • | CHARACTER (IE LESS THAN HEX 20) | | | |
| 0429 | | | • | | | | |
| 0430 | 0,2,05 | A020 E | ACMTEC | LI | P10,30 | LOAD MAX CHAPACTERS | |
| | -0210 | 0 0050 | | | | | |
| | 0.050 | 30S0++R | | | | | |
| 0431 | | | • | | | PER LINE | |
| 0432 | 0218 | 9 D27B | AXMTLP | MOVE | ◆P11+,E9 | FETCH CHARACTER | |
| 0433 | 021- | 4 9809 | | CB | P9.PBLAH | PRINTABLE CHARACTER? | |
| | 021: | 5 00841 | | | | | |
| 0434 | 0218 | 3 11 | | JLT | AXMIPT | IF NOT, PETURN | |
| 0435 | 0210 | 9 2F89 | |):MIT | 69 | SUSE, PRINT CHAPACTER | |
| 0436 | 0210 | C 060A | | DEC | R10 | DECREMENT MAX CHAR COUNT | |
| 0437 | 0218 | E 16F9 | | THE | AMMTUR | IF HOT 0. FETCH NEMT CHAR | |
| 0433 | 0550 | 0 981B | | C B | ◆R11+@BLAN# | ELIE, II NEXT CHAR | |
| | 0220 | 8 00844 | | | | | |
| 0439 | | | + | | | PRINTABLE? | |
| 0440 | 0224 | 4 11 | | _H_ T | ACMTRT | IF MOT, RETURN | |
| 0441 | 0550 | 5 2F00 | | HLIH | 0 | NEW LINE | |
| 0442 | 0550 | 3 10F4 | | JMF, | A'IMTLP | PRINT REST OF STRING | |
| 0443 | 0220 | A 0380 | намтет | P.T.MP | | ITRING PRINTED, RETURN | |
| | 0819 | 8★◆1108 | | | | | |
| | 022. | 4++1102 | | | | | |

Figure 32. Floppy Disk Control Program (Sheet 12 of 28)

▶9

| FLOPPY | DICF | CONTROL | PPOGPA | 1 | | PAGE 0013 | | |
|--------------|--|--------------------|--------|--------------------------|--|--|--|--|
| 0445 | | | ***** | **** | *********** | **** | | |
| 0446 | | | + | | | | | |
| 0447 | | | + | LUBP | OUTINE: CPCI | | | |
| 0443 | | | • | | | | | |
| 0449 | | | + | CALLING TEQUENCE: CPCI 0 | | | | |
| 0450 | | | • | | | | | |
| 0451 | | | • | THE | CPC II CALCULAT | ED FOR THE ID FIELD IMAGE | | |
| 0452 | | | + | сант | AINED IN MEMORY | AND ITOPED IN THE LAIT 2 | | |
| 0453 | | | + | BYTE | . OF THE FIELD. | | | |
| 0454 0455 | 1 55 0 | 020A 5 30F7 | €PCIPC | LI | P10.IDFLD | SET UP ID FIELD POINTEP | | |
| | 0050 | E♦♦0220 - | | | 50 E | | | |
| 0455 | 023 | 0 0209 | | 61 | MA() | SET OF ID FIELD COOM | | |
| 0.157 | 023. 023. | 2 0005 4 0400 | | D) | WERE I | | | |
| 0407 | 020 | + 0640 L | | DC | and with the | SHEEDERINE EKC | | |
| 0453 | 0.23 | 9 0380 | | етыр | | RETURN | | |
| 0459 | | | ***** | | ********** | **** | | |
| 0460 | | | • | | | | | |
| 0461 | | | • | CURP | OVTINE: CROD | | | |
| 0462 | | | • | | | | | |
| 0463 | | | + | CALL | ING JEQUENCE: | CRCD O | | |
| 0464 | | | + | | | | | |
| 0465 | 5 • THE CRC IT CALCULATED FOR THE DATA FIELD : | | | | | | | |
| Ŭ466 | | | * | CONT | AINED IN MEMORY | AND STOPED IN THE LAST 2 | | |
| 0467 | | | + | BUTE | . DH THE FIELD. | | | |
| 0468 | | | • | | NAA DIOGLA | TER NO BORG FIELD OFINITES | | |
| 0469 | 0230 | H 020H | URCDEC | LI | KINADIHECD | TEL OF DRIH FIELD FUINTER | | |
| | 0000 | U GUFF | | | | | | |
| 0.170 | 0.055 | a≠≠vasm. a nona | | L T | 00.100 | SET OF DATA SIELD COONT | | |
| 047.0 | 0000 NP4 | 0 0031 | | <u>.</u> . | e reference | THE OF THEFT COMMUN | | |
| 6471 | 024 | 2 0680 | | E) | VERCAL C | CALCULATE CRC | | |
| 0711 | | 4 | | | and the second | and the second | | |
| 0472 | 024 | 6 0380 | | PTUP | | 帝臣王は帝智 | | |

SUMMARY

Figure 32. Floppy Disk Control Program (Sheet 13 of 28)

 \sim

9

SUMMARY

TMS 9900 Floppy Disk Controller

| 0474 | | DIT TH | CONTROL | eenceat | 1 | | | PAGE ONLA |
|--|--------|--------|-------------------|----------|-------------------|-----------------|---------------|--|
| 0474 0475 0476 0477 0478 0479 0479 0478 0480 0481 0482 0483 0484 0483 0484 0485 0486 0487 0488 0488 0489 0484 0485 0486 0487 0488 0488 0488 0488 0488 0488 0488 0488 0490 0490 0491 0492 0493 0494 0494 0495 0496 0497 0498 0490 0491 0492 0493 0494 0494 0494 0494 <t< td=""><td></td><td>1.1.2.</td><td></td><td>1.00110</td><td></td><td></td><td></td><td></td></t<> | | 1.1.2. | | 1.00110 | | | | |
| 0475 | 0474 | | | ****** | **** | *********** | **** | ****** |
| 0476 DUBROUTINE: CREALC 0477 CALLING SEQUENCE: LI RIG-FLDADD 0473 LI PA-FLDATD 0473 FL AGEPCALC 0481 FL AGEPCALC 0483 THE CYCLIC PEDUNDENCY CHECK CHAPACTEP -CFC+ FDP 0484 AGD CIDED IN THE LACT 2 BYTES OF THE 0485 FIELD ADDREDIED BY P10 II CALCULATED 0486 IS SPECIFIED BY P9. THE CRC POLYNOMIAL IS 0487 Statistics THE PARTIAL CRC IS PRESET TO ALL DHES. 0488 BEGINS. THE PARTIAL CRC IS PRESET TO ALL DHES. 0489 F7. PS. P9. AND P10 APE DESTROYED. 0489 CPCALC TETD P8 0490 PRESET PAPTIAL CPC 0491 CPCALC TETD P8 0492 O244 04C7 0493 CPCALC TETD P8 04944 O248 0492 O244 0493 CPCALC DETD P8 0494 O248 0493 O244 0494 O248 0493 O244 0494 O248 0495 O250 0496 O252 0497 CPCAPT CHP P7 | 0475 | | | • | | | | |
| 0477 • 0478 • CALLING SEQUENCE: LI P10+FLDADD 0479 • BL 3CPCALC 0480 • BL 3CPCALC 0481 • THE CYCLIC PEDUNDARCY CHECK CHAPACTEP (CPC) FDP 0482 • THE CYCLIC PEDUNDARCY CHECK CHAPACTEP (CPC) FDP 0483 • THE FIELD ADDREDIED BY P10 II CALCULATED 0484 • AND TOPED IN THE CAST 2 BYTES OF THE 0485 • FIELD. THE LEMSTH OF THE FIELD (EXCLUDING CPC) 0486 • IS DEPCIFIED BY P9. THE CRC POL CALCULATION 0487 • • • 0488 • BEGIN3: THE PARTIAL CPC IS PRESET TO ALL DMED. 0489 • R7 • P3 • P9 • AND RIO APE DESTROYED. 0490 • • CPCALC IETO P8 0492 0246 0407 CPCLP CLP P7 · CLEAP ICPATCH PEGISTER 0493 0246 0168 MOV P6+P7 MOVE TO SCRATCH PEG 0494 0246 2407 MOR P7+P8 NDP MEW BYTE wITH CPC 0494 0246 2407 MOV P8+P7 MOVE TO SCRATCH PEG | 0476 | | | • | COBPC | DUTINE: CRCALO | - | |
| 0478 • CALLING SEQUENCE: LI R10-FLDRDD 0479 • LI R9-FLDRDD 0430 • BL 30CPCHLC 0431 • 0432 • THE CVCLIC PEDUNDANCY CHECK CHAPACTEP -CPC+ FDP 0483 • THE FIELD ADDREDIED BY P10 II CHLCULATED 0484 • AND ITOPED IN THE LAST 2 BYTES OF THE 0485 • FIELD. THE LENSTH OF THE FIELD (EXCLUDING CPC) 0486 • II SPECIFIED BY P9. THE CPC POLYNDMIAL IS 0487 • A+063X++12+X++91. BEFORE CPC CALCULATION 0488 • BEGINS, THE PARTIAL CPC IS PRESET TO ALL DNED. 0489 • R7 - P8. P9. AND R10 APE DESTROYED. 0490 • 0444+0248 • CPCALC IETO P8 0492 0244 0493 0244 0494 0246 0495 0256 0494 0247 0494 0248 0493 0247 0494 0248 0493 0246 0494 0247 0493 0246 0494 0247 0495 0258 0496 0258 | 0477 | | | • | | | _ | |
| 0479 LI PP,FLDCHT 0480 BL DCPCALC 0481 THE CYCLIC PEDUNDANCY CHECK CHAPACTEP (CPC) FDP 0482 THE FIELD ADDREDIED BY PIO II CHLCULATED 0483 THE FIELD ADDREDIED BY PIO II CHLCULATED 0484 AND ITOPED IN THE LACT 2 BYTES OF THE 0485 FIELD. THE LEMSTH OF THE FIELD (SXCLUDING CPC) 0486 II SPECIFIED BY PP. THE CPC CALCULATION 0487 | 0478 | | | • | CALL | ING SEQUENCE: | LI | R10.FLDADD |
| 0480 BL 3CPCHLC 0481 THE CYCLIC PEDUNDANCY CHECK CHAPACTEP (CPC) FDP 0483 THE FIELD ADDRECIED BY FUL II CHLCULATED 0484 AND ITOPED IN THE LAST 2 BYTES OF THE 0485 FIELD. THE LENGTH OF THE FIELD (EXCLUDING CPC) 0486 IIS SPECIFIED BY P9. THE CRC POLYNDMIAL IS 0487 C++++++++++++++++++++++++++++++++++++ | 0479 | | | • | | | \Box I | RYA.FLDCNT |
| 0481 • 0482 • THE CYCLIC PEDUNDANCY CHECK CHAPACTEP (CFC) FDP 0483 • THE FIELD ADDPEDIED BY P10 II CALCULATED 0484 • AND ITOPED IN THE LAST 2 BYTES OF THE 0485 • FIELD. THE LENSTH OF THE FIELD (EXCLUDING CRC) 0486 • 15 DPECIFIED BY P9. THE CRC POLYNOMIAL IS 0487 • | 0430 | | | • | | | ΕL. | JCPCALC |
| 0482 • THE CYCLIC PEDUMOHARY CHERK CHERMITER OFC, FUR 0483 • THE FIELD ADDRELIGE BY PIO II CHECOLATED 0484 • AND ITOPED IN THE LACT 2 BYTES OF THE 0485 • FIELD, THE LENSTH OF THE FIELD (EXCLUDING CRC) 0486 • IS OPECIFIED BY P9. THE CRC POLYNOMIAL IS 0487 • | 0481 | | | • | | | | |
| 0483 • THE FIELD HODPELLED BY PIO 1. CHEUGULATED 0484 • AND ITDRED IN THE LACT 2 BYTES OF THE 0485 • FIELD. THE LENGTH OF THE FIELD KEXCLUDING CRC) 0486 • IS PECIFIED BY P9. THE CRC POLYNOMIAL IS 0487 • A++16+X++12+X++5+1. BEFORE CRC CALCULATION 0488 • BEGINS: THE PARTIAL CPC IS PRESET TO ALL DMED. 0489 • R7. P8. P9. AND R10 APE DESTROYED. 0490 • • 0491 0248 0708 CPCALC IETO P8 PREIET PARTIAL (PC 0236++0249 0244++0248 CPCALC IETO P8 PREIET PARTIAL (PC 0492 0244 0248 OCRCLP CLP P7 CLEAR DOPATCH PEGISTER 0493 0244 0248 OTOR CPCLP P7.P8 NOP NEW BYTE WITH (PC 0494 0242 2007 NOR P7.P8 NOP NEW BYTE WITH (PC 0494 0495 0250 C108 MOV P8.P7 MOVE T0 CORATCH PIEGE 0494 0242 2007 NOP P8.P7 NDP CPC WITH ICPATCH PIEMET 4 0494 0254 0947 PF.P7.4 OHIFT ICPATCH PIEMET 4 | 0482 | | | • | THE | NCLIC PEDUNDHA | HCY C | HECK CHHMHCIEM (CHC) HUM |
| 0484 • AND CODED IN THE LEGT 2 PYTES OF THE 0485 • FIELD, THE LENGTH OF THE FIELD (ENCLUDING CRC) 0486 • IS SPECIFIED BY P9. THE CRC POLYNOMIAL IS 0487 • A++15+X++12+X++51. BEGINS. THE PARTIAL CPC CALCULATION 0488 • BEGINS. THE PARTIAL CPC IS PRESET TO ALL DNES. 0489 • R7. P8. P9. AND R10 APE DESTROYED. 0490 • 0491 0248 0708 0236++0249* 0244++0248 0492 0244 04C7 0493 0240 DIFA 0494 0242 DIFA 0495 0250 CIC8 0496 0252 0947 0497 0254 2903 0498 0256 0247 0499 0244 0494 0242 2023 0495 0250 0108 0494 0244 0495 0250 0108 0494 0244 0495 0250 0108 0496 0252 0947 0497 0254 2903 0498 0256 0247 0499 0258 FF00 0499 0259 02507 0499 <td>0483</td> <td></td> <td></td> <td>•</td> <td>THEF</td> <td>FIELD ADDRELLEI</td> <td>0 87</td> <td>P10 1_ CHECUEHIEU</td> | 0483 | | | • | THEF | FIELD ADDRELLEI | 0 87 | P10 1_ CHECUEHIEU |
| 0485 • FIELD. THE LEMSTH OF THE FIELD (EXCLUDING CPC) 0486 • 15 DPECIFIED BY P9. THE CRC POLYNDMIAL IS 0487 • : <i16+x>•12+X+•5+1. BEFORE CPC CALCULATION 0488 • BEGIND.• THE PARTIAL CPC IS PRESET TO ALL DRED. 0489 • R7.• P8.• P9.• AND R10 APE DESTROYED. 0490 • • 0491 0248 0708 CPCALC DETD P8 PPEDET PAPTIAL CPC 0492 0244 0407 CPCALC DETD P8 PPEDET PAPTIAL CPC 0493 0244 0407 CPCALC DETD P8 PPEDET PAPTIAL CPC 0493 0244 0407 CPCALC DEP P7 CLEAP DEPATCH PEGISTER 0494 0244 2A07 MOW B •P10+, P7 FETCH MEXT BYTE 0495 0250 C1C8 MOW P7.•F8 'NDP NEW BYTE WITH CPC 0494 0244 2A07 MOR P7.•F8 'NDP CD DEPATCH PEGISTER 0495 0250 C1C8 MOV P8.•P7 MEW F0 DEPATCH PEGISTER 0494 0244 2A07 MCR P7.•F8 'NDP CD DEPATCH PEGISTER 0495 0254 29C8 MOV P8.•P7</i16+x> | 0484 | | | • | нир. | торео ин тне (| <u>-ect</u> _ | 2 BATES OF THE |
| 0486 • IS DPECIFIED BY P9. THE CRC POLYNUMIAL IS 0487 • A+16+X++12+X++5+1. BEFORE CRC CALCULATION 0488 • BEGINS. THE PARTIAL CPC IS PRESET TO ALL DMED. 0489 • R7+ P8+ P9+ AND R10 APE DESTROYED. 0490 • 0491 0248 0708 0236++0248 • 02492 024A 0493 024C DIFA 0493 024C DIFA 0494 0242 2A07 0495 0250 0496 • 0497 024E 0498 0497 0499 0244 0492 024A 0493 024C DIFA MOVB +P10+,P7 FETCH MEXT BYTE 0493 024C DIFA 0494 024C 2A07 0495 0250 0496 0252 0497 024F 0498 0254 0254 2963 0497 0254 0256 0247 0498 0256 0257 10P P7+P8 0258 FF00 | 0485 | | | • | FIELI | D. THE LENGTH | OF 1 | HE FIELD (EXCLUDING CRC) |
| 0487 • :::::::::::::::::::::::::::::::::::: | 0486 | | | • | 12 DF | PECIFIED BY P9. | . TH | HE CRC POLYNOMIAL IS |
| 0488 BEGINS: THE PHRTIPL UPULIS PRESET TO HELL DREZ. 0489 R7. PS. PS. AND R10 APE DESTROYED. 0490 0491 0236++0248 0236++0248 0244+0248 0492 0244 0407 0407 0407 0408 0493 0246 0477 0494 0426 0477 0497 0248 0498 0249 0247 0498 0248 0497 0248 0498 0249 0250 018 0251 0247 024 0247 024 0252 0247 024 0253 0254 0247 024 0254 0247 024 0256 0257 0247 0249 0258 0259 0247 0249 025 | 0487 | | | • | ++1 ; | 3+X♦♦12+X♦♦5+1. | . <u>B</u> E | FORE CRC CALCULATION |
| 0489 ◆ R7. P8. P9. HND R10 HPE DESTRUYED. 0490 ◆ 0491 0248 0708 CPCALC DETD P8 PPEDET PAPTIAL CPC 0236+*0248 0236**0248 0244**0248 0244**0248 0492 0240 0477 CRCLP CLP P7 CLEAP DCPATCH PEGISTER 0493 0240 0247 CRCLP CLP P7 FETCH MEXT BYTE 0494 0246 2807 MOV B *F10+*P7 FETCH MEXT BYTE 0494 0246 2807 MOR P7*P8 NOP NEW BYTE WITH CPC 0495 0250 C108 MOV P8*P7 MDVE TO DCPATCH PEGISTER 0494 0246 2807 MOR P7*P8 NOP NEW BYTE WITH CPC 0495 0250 0168 MOV P8*P7 MDVE TO DCPATCH PEGISTER 0496 0252 0947 IPL P7*4 HHIFT DCPATCH PEGISTER 0499 0256 0247 HKDI P7*F8 MDV ETC DCPATCH MITH CPC 0500 0250 2807 MOP P7*P8 MDP DCPATCH MITH CPC 0501 0256 0877 IPC P7*P8 MDP ICPATCH WITH CPC | 0498 | | | • | BEGI | 43. THE PHRIIH | _ 181 | , IN PRESET TO HEL DREW. |
| 0490 + 0491 0236+02497 0236+02497 0244+0248 0492 0240 0493 024C 0493 024C 0493 024C 0494 0242 0493 024C 0494 0242 0493 024C 0494 0242 0495 0250 0494 0242 0495 0250 0496 0252 0497 0254 0498 0254 0497 0254 0256 0247 0497 0254 0258 FF00 0499 0256 0257 1PL 0499 0258 0500 0250 0251 1PL 0499 0256 0258 FF00 0499 0256 0257 1PL 0499 0256 0250 2A07 0260 2A07 <td>0489</td> <td></td> <td></td> <td>*</td> <td>R7• 9</td> <td>58* 63* 600 611</td> <td>IL HEE</td> <td>DEVIRUMED.</td> | 0489 | | | * | R7• 9 | 58* 63* 600 611 | IL HEE | DEVIRUMED. |
| 0491 0248 0708 CPUHLU LETER PS PPELED PHPTIAL CPC 0236++0249 0244+0248 0492 0244 0407 CRCLP CLP P7 CLEAP COPATCH PEGISTER 0493 0240 DIFA MOVB P10+,P7 FETCH MEXT BYTE 0494 0242 2407 MOR P7+P8 MDVE TO SCRATCH PEG 0494 0242 2407 MOR P7+P8 MDVE TO SCRATCH PEG 0495 0250 C108 MOV P8+P7 MDVE TO SCRATCH PEG 0494 0242 2903 LDP P3+P7 MDVE TO SCRATCH PEG 0495 0250 C108 MOV P8+P7 MDVE TO SCRATCH PEG 0495 0250 C108 MOV P8+P7 MDVE TO SCRATCH PEG 0496 0252 0947 LFL P7+F8 METT SCPATCH PEG 0497 0254 2908 LDP P3+P7 MET SCPATCH PEG 0498 0256 0247 HKDI P7+F8 MET SCPATCH RIGHT 4 0499 0256 04947 IPL P7+P8 MET SCPATCH MITH CPC < | 0490 | | | • | | | | |
| 0236+02497 0244+0248 0492 0244 0407 CRCLP CLP F7 CLEAP DCPATCH PEGISTER 0493 024C DIFA MOVB +P10++P7 FETCH NEXT BYTE 0494 024E 2407 YOP P7+P8 YOP NEW BYTE WITH CPC 0494 024E 2407 YOP P7+P8 YOP NEW BYTE WITH CPC 0495 0250 C108 MOV P8+P7 MOVE TO DCPATCH PEGISTER 0494 024E 2907 YOP P7+P8 YOP NEW BYTE WITH CPC 0496 0252 0947 IFL P7+4 IHIFT DCPATCH PEGISTER 44 0497 0254 2908 YOP P8+P7 USP CPC WITH ICPATCH 44 0498 0256 0247 HKDI P7+F8 MOVE DFF LDWEP BYTE 44 0498 0250 2847 IPL P7+4 241FT SCPATCH RIGHT 4 45000 4500 0499 0254 2907 YOP P7+P8 CDP ICPATCH WITH CPC 4500 4500 4500 4500 0501 0250 2608 | 0491 | 0248 | 0.108 | U PALHEL | .EIU | H.S. | | RAFTEN RAWITHE CAR |
| 0492 0249 0407 CRCLP CLP P7 CLEAP CCPATCH PEGISTER 0493 024C D1FA MOVB P10+,P7 FETCH NENT BYTE 0494 024E 2807 MOV P7.P8 NOP NEW BYTE WITH CPC 0495 0250 C108 MOV P8.P7 MOVE TO SCRATCH PEG 0496 0252 0947 OFL P7.4 OHIFT CCPATCH PIGHT 4 0497 0254 2908 OP P8.P7 USP CPC WITH CCPATCH 0498 0256 0247 HNDL P7.FF00 UACH DFF LDWEP BYTE 0258 FF00 0401 P7.FF00 UACH DFF LDWEP BYTE 0258 FF00 0401 P7.P8 ACP SCPATCH WITH CPC 0259 2807 CDP P7.P8 ACP SCPATCH WITH CPC 0500 0250 2807 CPC P7.P8 ACP SCPATCH WITH CPC 0501 0255 2807 CPC P7.P8 ACP SCPATCH WITH CPC 0502 0260 2807 MOV P7.P8 ACP SCPATCH WITH CPC 0503 0262 0608 | | 0235 | **02491 | | | | | |
| 0492 024H 0407 CRCLP CRP CREPT CREP | | 0244 | | | N 0 | 67 | | CLEOD CODOTCH DECLETER |
| 0493 0240 D1FH MOVE *F1073F, FETCH DEAT BUTCH DEAT 0494 024E 2407 MOVE F7:P8 NOP NEW BYTE WITH CPC 0495 0250 C108 MOV P8:P7 MOVE T0 SCRATCH PE6 0496 0252 0947 IPL P7:4 IHIFT ICPATCH PIGHT 4 0497 0254 2908 NDP P8:P7 NDP CPC WITH ICPATCH 0498 0256 0247 ANDI P7:FF00 MOUT OFF LOWER BYTE 0499 0258 FF00 MOP P7:F80 AD PF LOWER BYTE 0499 0258 0947 IRL P7:4 SHIFT SCPATCH RIGHT 4 0500 0250 2807 IOP P7:P8 AD PCPATCH WITH CPC 0501 0256 0877 IAC P7:P8 ADP ICPATCH WITH CPC 0502 0260 2407 MOP P7:P8 ADP ICPATCH WITH CPC 0503 0262 0608 IMPB P8 PEVERSE BYTES IN CPC 0504 0264 0609 DCC P9 DCCPEMENT BITE CDUNT 0505 0266 16F1 JHE CPCLP IF NOT 0: FETCH NEXT BYTE 0506 0268 DE88 | 0492 | 0244 | 0407 | URULF | N CHER M CHUTH | F(• D10) D7 | | CEERA JUARIUR REGISIER ACTOU NEVE DAIE |
| 0494 024E 2407 NDP P7.48 NDP | 0493 | 0240 | 111FH | | NUMB | ₱F1079F; | | TEINE MEAL DITE |
| 0495 0250 0108 POV PS:P7 PDVE P3:P7 PDVE P3:P7 | 0494 | 0245 | 2HU7 | | NUM | P(*P0 | | AUM HEW DITE WITH LAS Mous to second one |
| 0446 0252 0344 LPE PRIVA LPEFT CERTER FIGHT 4 0497 0254 2908 LDP PS:P7 LDP CPC WITH ICPATCH 0493 0256 0247 ANDI P7: FF00 MATE DFF LDWER BYTE 0258 FF00 0409 0250 0947 IRL P7:4 2HIFT SCPATCH RIGHT 4 0500 0252 2807 LOP P7:P8 ADP SCPATCH WITH CPC 0501 0256 0807 LOP P7:P8 ADP SCPATCH WITH CPC 0502 0260 2807 LOP P7:P8 ADP ICRATCH WITH CPC 0502 0260 2807 MP P7:P8 ADP ICRATCH WITH CPC 0502 0260 2807 MP P7:P8 ADP ICRATCH WITH CPC 0503 0262 0608 IMPB P8 PEVERSE BYTES IN CPC 0504 0264 0609 DEC P9 DECPEMENT B/TE COUNT 0505 0266 16F1 JHE CPCLP IF NOT 0: FETCH NE:T BYTE 0506 0268 DE88 MOVB P8:•P10 DECPEMENT B/TE COUNT 0507 0264 0603 JWPB P8:•P10 DF THE FIELD 0508 | 0495 | 0250 | 0.015 | | 1000 | POIPS | | лихе на закона кер |
| 043, 0234 0254 026 027 0401 07. FF00 0401 0FF 0404 0FF 0404 057 0404 057 0404 057 0404 057 0404 057 0404 057 057 057 057 057 057 057 057 0502 0577 0502 0577 0502 0502 0502 0502 0502 0502 0502 0502 0502 0502 0502 0503 0262 0608 0498 0507 0502 0503 0262 0608 0498 0507 0502 0503 0262 0608 0498 0507 0504 0504 0608 0498 0507 0504 0504 0504 0504 0504 0505 0266 16611 0406 0604 0507 0506 0268 0603 0408 0507 0506 0266 0507 0506 0268 0508 04078 0507 0264 0603 0408 0507 0264 0603 0408 0507 0264 0603 0408 0 | 0435 | 0272 | 0.544 | | - m L | P. 14 DO. D7 | | 1915) JURGIUS R1091 9 1950 858 ATTU 1854780 |
| 0438 0436 0414 Holl PreProv 0417 DEF Lower Bite 0439 0439 0497 IRL P7.4 SHIFT SCPATCH RIGHT 4 0500 0497 IRL P7.4 SHIFT SCPATCH RIGHT 4 0501 0456 0877 IAC P7.78 ADP ICRATCH WITH CPC 0501 0256 0877 IAC P7.78 ADP ICRATCH WITH CPC 0502 0260 2807 MOP P7.98 ADP ICRATCH WITH CPC 0503 0262 0608 DMPB P8 REVERSE BYTES IN CPC 0504 0264 0609 DEC P9 DECREMENT BITE COUNT 0505 0266 16F1 JHE CPCLP IF NOT 0. FETCH NEXT BYTE 0506 0268 DE88 MOVB P8.4R10+ ELSE, TRANSFER 0507 0264 0603 DMPB P8 CPC TO THE END 0508 0260 D688 MOVB P8.4P10 DF THE FIELD 0508 0260 D688 MOVB P8.4P10 DF THE FIELD 0509 0260 D688 MOVB P8.4P10 DF THE FIELD | 0495 | 0204 | 6 67908 00047 | | - UM GODTIT | 57. 5500 | | NATE OFFERING SUFFERING |
| 0439 0235 0947 IRL P7+4 3HIFT SCPATCH RIGHT 4 0500 0250 2807 OP P7+P8 CIP 20PATCH WITH CPC 0501 0256 0877 IAC P7+P8 CIP 20PATCH WITH CPC 0502 0260 2807 IAC P7+P8 CIP 20PATCH WITH CPC 0502 0260 2807 MOP P7+P8 CIP 20PATCH WITH CPC 0503 0262 0608 IMPB P8 PEVERSE BYTES IN CPC 0503 0262 0608 IMPB P8 PEVERSE BYTES IN CPC 0504 0262 0608 IMPB P8 PEVERSE BYTES IN CPC 0505 0266 16F1 UHE CPCLP IF NOT 0+ FETCH NEXT BYTE 0506 0268 DE88 MOVB P8+P10+ ELSE+ TRANSFER 0507 0264 0603 IMPB P8 CPC TO THE END 0508 0260 D688 MOVB P8+P10 OF THE FIELD 0509 0260 D688 PT YETUPN | 114 20 | 0205 | 024) 5 6600 | | HUDT | | | Contra da Elemente proc |
| 0477 0207 .00P P7+P8 .00P SCPATCH WITH CPC 0500 0250 2807 .00P P7+P8 .00P SCPATCH WITH CPC 0502 0260 2807 .00P P7+P8 .00P SCPATCH WITH CPC 0503 0262 0608 .00P P7+P8 .00P SCPATCH WITH CPC 0503 0262 0608 .00P P7+P8 .00P SCPATCH WITH CPC 0503 0262 0608 .00P P7+P8 .00P SCPATCH WITH CPC 0504 0262 0608 .00P P2 PEVERSE RYTES IN CPC 0504 0504 0264 0609 .00C P3 .00P D2CPEMENT B/TE .00P 0505 0268 .0609 .00C P3 .00C P4 .00F .00F .00F 0506 0268 .0608 .00PB P8 .00C .00F .00F .00F .00F 0507 0260 .0608 .00PB .00F .00F THE ELDB 0508 .0260 <td>0.100</td> <td>0000</td> <td>. FEUU 1 0:947</td> <td></td> <td>- DI</td> <td>87.4</td> <td></td> <td>CHIET SCRATCH RIGHT 4</td> | 0.100 | 0000 | . FEUU 1 0:947 | | - D I | 87.4 | | CHIET SCRATCH RIGHT 4 |
| 0500 0226 0877 140 PT+F POTATE CCPATCH PIGHT 7 0501 0260 2407 204 PT+F POTATE CCPATCH PIGHT 7 0502 0260 2407 204 PT+F POTATE CCPATCH PIGHT 7 0503 0262 0608 1449 PR PEVERSE RYTES IN CPC 0504 0264 0609 DEC PA DECPEMENT B/TE COUNT 0505 0266 16F1 144 CPCLP 16 NOT 0506 0268 DE88 MOVB R8, •R10+ ELSE, TRANSFER BYTE 0507 026A 0603 DWPB P8 CPC TO THE END 0508 0268 MOVB R8, •P10 DF THE FIELD 0508 0268 MOVB P8 •P10 DF THE FIELD 0509 0266 D688 MOVB R8, •P10 DF THE FIELD | 0422 | 0205 | 2007 | | 10 C | P7.P8 | | ИН РЕРОТОН МІТН СРО |
| 0501 0202 0201 0207 020 P7+P8 00P DCRATCH WITH CPC 0503 0262 0608 DMPB P8 PEVERSE BYTES IN CPC 0504 0264 0609 DEC P9 DECPEMENT B/TE CDUNT 0505 0266 16F1 DHE DECPEMENT B/TE CDUNT 0506 0268 DE88 MOVB P8+P10+ ELSE, TRANSFER 0507 026A 0603 DWPB P8+P10 DF THE END 0508 026C D688 MOVB P8+P10 DF THE FILL 0509 026C D688 MOVB P8+P10 DF THE FILL | 0000 | 02.0. | - 607 - 6077 | | 10F 10F | 87.7 | | ROTATE CORATCH RIGHT 2 |
| 0502 0502 0606 1000 0607 | 0301 | 00000 | . 0011 : 2007 | | nφ | P7.P8 | | KOR TERATEH WITH ERE |
| 0504 0504 0504 0504 0506 0507 0504 0264 0609 DCC PA DCCREMENT BITE COUNT 0505 0266 16F1 UNE CPCLP IF NOT 0+ FETCH NECT BITE 0506 0268 DE88 MOVB P8++R10+ ELSE+ TRANSFER 0507 0264 0603 DMPB P8 CPC TO THE END 0508 0260 D688 MOVB P8++P10 DF THE FIELD 0509 0265 0455 PT AETUPN | 0502 | 0200 |) DECA | | THER | ER. | | REVERSE BYTES IN CRC |
| 0505 0266 16F1 UHE CPCLP IF NOT 0. FETCH NEUT BYTE 0506 0268 DE88 MOVE P8, ◆R10+ ELSE, TRANSFER 0507 026A 0603 DWPE P8 CPC TO THE END 0508 026C D688 MOVE P8. ◆P10 OF THE FIELD 0509 026E 045E PT SETURN | 0503 | 0206 | . 0000 0509 | | 10FC | E-A | | DECREMENT BUTE COUNT |
| 0506 0268 DE88 MOVE P8, •R10+ ELSE, TRANSFER 0507 026A 0603 DWPE P8 CPC TO THE END 0508 026C D688 MOVE P8. •P10 OF THE FIELD 0509 026E 045E PT RETURN | 0505 | 0.26.6 | 16E1 | | IHE | CRCLP | | TE NOT ON FETCH NEXT BYTE |
| 0507 026A 0603 DWPB PS CPC TO THE END 0508 026C D688 MOVE PS•◆P10 DF THE FIELD 0509 026E 045E PT SETURN | 0504 | 0200 | ness | | MOVE | 28++R10+ | | FLSE. TRANSFER |
| 0508 0260 D688 40VB P8++P10 OF THE FIELD 0509 026E 045B PT REFIELD | 0508 | 0266 | , DECO | | THER | RS . | | THE THE FND |
| DSD9 024E 045k PT | 0508 | 0.260 | D688 | | MUVB | R8++₽10 | | OF THE FIELD |
| | 0509 | 0.26E | 0451 | | 7. T.A | | | RETURN |

Figure 32. Floppy Disk Control Program (Sheet 14 of 28)

▶9
| FLOPPY | BISK | CONTROL | PPOGRAM | 1 | PAGE 0015 |
|--------------|--------------|-------------------|----------|---|--|
| 0511 | | | ****** | | • |
| 0512 | | | • | | |
| 0513 | | | • | IUBPOUTINE: JINC | |
| 0514 | | | + | | |
| 0515 | | | • | CALLING SEQUENCE: SINC | 0 |
| 0516 | | | + | | |
| 0517 | | | + | THE SECTOR NUMBER IS IN | TOREMENTED BY 1. |
| 0518 | | | + | IF THE NEW VALUE IS GRE | ENTER THAN 26, |
| 0519 | | | • | THE SECTOR NUMBER IS SE | SI JU 1 HAD Dementer |
| 0520 | | | • | THE FRANK NOUSER 12 INC. | REMENTERN To the Newt Troopy |
| 0021 | | | • | HOD THE HEAD IS STEFFE | U IU THE HEAT TRHUA. |
| 0022 | 0271 | 0 1000 | T NOOC | MOVE SSECNUM. P10 | SETCH SECTOR NUMBER |
| 0023 | 0270 | 0 DAMO 5 OAMO | SINCEC | NEWB #SECHONERIO | FEICH SECTOR NONDER |
| | 0.052 | 200000 | | | |
| 0524 | 0274 | 4 0220 | | AT R10,>100 | ADD 1 TO SECTOR NUMBER |
| 0004 | 0276 | 5 0100 | | | |
| 0525 | 0270 | 8 028A | | CI P10+27+>100 | COMPARE TO 27 |
| | 0276 | A 1800 | | | |
| 0526 | 0270 | 14 | | JHE SECNXT | IF HIGH OR EQUAL, |
| 0527 | | | + | | INCREMENT TRACK |
| 0528 | 0278 0281 | E 1080A 0 30FA | SECXIT | MOVE P10.0SECNUM | RESTORE SECTOR NUMBER |
| 0529 | 0283 | 2 0380 | | PTHP | RETURN |
| 0530 | 0284 | 4 2640 | SECNXT | TINC 0 | INCREMENT TRACK NUMBER |
| | 027(| *+14 03 | | | |
| 0531 | 028) 028: | 5 020A 3 0100 | | ∟I ₽10• 100 | LOAD HEW SECTOR NUMBER |
| 0532 | 028 | 9 10F9 | | UMP IECCIT | STORE SECTOR NUMBER |
| 0533 | | | ****** | • | • |
| 0534 | | | • | | |
| 0535 | | | + | SUBPOUTINE: THIT | |
| 0536 | | | • | | T 2T020 |
| 0031 | | | • | CHECTHO LEGOENCE: 18.1 | 1 STRHUT |
| 0038 0500 | | | 1 | | THE DICK DRIVE IS |
| 0540 | | | • | STEPPED TO THE TRACK N | IMBER SPECIFIED BY THE |
| 0541 | | | • | LEET BYTE DE R11, UNLE | SS THE DISK IS NOT |
| 0542 | | | • | READY, IN WHICH CASE TO | HE OPERATION IS ABORTED. |
| 0543 | | | | IF THE SPECIFIED TRACK | IS OUT OF RANGE KIE |
| 0544 | | | • | GREATER THAN 76. THE HI | EAD IS STEPPED TO TRACK |
| 0545 | | | • | 0. THE NEW TRACK NUMB | ER REPLACES THE OLD |
| 0546 | | | + | TRACH HUMBER IN MEMORY | . IF THE NEW TRACK |
| 0547 | | | + | NUMBER 1. 10 BE 0. THE | IPHUM II IEPPED |
| 0548 0546 | | | • | TE THE FUR TRACK MUMBER | ЗІСИНЦ ІЗ ДЕТЕСТЕД. В мах л. тыє місов із |
| 0549 | | | • | -те тар оро теали о реен Строрят та теали о реен | R MRS UN THE HEHU IS HDE THE NEW STEDDING |
| 0551 | | | • | - TREATION REGINS. | Det file hew sterring |
| 0552 | | | • | | |
| 0553 | 028 | 0400 | TRISTRO | CLR R12 | INITIALIZE CRU BASE |
| | 004 | 6++02801 | | | |
| 0554 | 028 | E 1004 | | SBO SEL | SELECT DRIVE |
| 0555 | 029 | 0 2FE0 | | DLAY ƏHDLDLY | HEAD LOAD DELAY |
| | 029 | 2 1482 | | | |

Figure 32. Floppy Disk Control Program (Sheet 15 of 28)

9∢

| FLDPPY | DISH CONTROL | . PPOSPAN | 1 | | PAGE 0016 |
|--------|------------------------|-----------------|---------|-------------------|--------------------------------|
| 0556 | 0294 1F07 | | ТΒ | ₽DY | CHECK DRIVE STATUS |
| 0557 | 0296 13 | | JEO | TKONTU | IF PEADY, CONTINUE |
| 0558 | 0298 2060 | | EPPT | PHP DYMC | ELIE, PEPOPT ERPOR |
| 0559 | 0296 0025 0296 C24B | TKONTU | MOV | P11, P9 | SAVE NEW TRACK NUMBER |
| | 0296++1302 | | | | |
| 0560 | 029E 0989 | | TRL | P9+8 | TO RIGHT BYTE OF R9 |
| 0561 | 02A0 13 | | JE0 | ТКТОО | IF 0, CLEAR TRACK |
| 0562 | 02A2 0289 | | 6 I – | P9+76 | NEW TRACK NUMBER IN RANGE? |
| | 0284 0040 | | | | |
| 0563 | 0286 12 | | JLE | THNORD | IC CON GNIP |
| 0564 | 02 0 8 0409 | | CLR | P9 | ELSE, CLEAR NEW TRACK NUMBER |
| 0565 | 0288 0680 | ΤΚ Τ <u>Ο</u> Ο | BL. | ØTKCLR | STEP TO TPACK 00 |
| | 0286 | | | | |
| | 0200++1304 | | | | |
| 0566 | 028E 10 | | iMP | TKSTRT | RETURN |
| 0567 | 0.280 0.200 | TKNZRD | MILVE | ATKNUM+R10 | EETCH DED TRACK NUMBER |
| 0.501 | 0200 0200 0202 0000 | | | | |
| | 0206441204 | | | | |
| 0520 | 0200441204 | | 7.01 | D10.0 | MOVE TO DIGUT BYTE |
| 0000 | 0004 0204 | | L IN LA | F1070 TUN701 | TE NOT OD, CONTINUE |
| 0570 | 0200 10 | | DI IC. | TRUZEI Stuci d | ELSE, STER IN TRACK 00 |
| 0570 | 0200 0000 | | DL. | AN INCLES | CLUC, SICH IN THOUS OU |
| 05.74 | 0254 | | | 00 010 | COMPOSE NELL TROCK |
| 0571 | 0280 8289 | 1111781 | L | 6.446.T1 | CONFRECTED TERCY |
| | 0586441805 | | | | |
| 0572 | 0005 11 | • | | TROUT | TH HED (MHER HOMBER |
| 05.3 | 028E 11 | | | . 16001 | TH LESS THHM, STEP DUT I TRHUK |
| 0574 | 0200 13 | | JEV | 162164 | IF EWOHL, METORN |
| 0575 | 0202 1007 | | - 611 | STEPUP | ELSER STEP IN 1 TRHON |
| 0576 | 02C4 058A | | INC | F10 | INCREMENT OLD TRACK |
| 0577 | 0206 10 | | 199E | TKGO | STEP HEAD |
| 0578 | 0208 1E07 | STPOUT | SBZ | STEPUP | BELECT STEP DUT |
| | 02BE++1104 | | | | |
| 0579 | 02CA 060A | | DEC | R10 | DECREMENT OLD TRACK |
| 0580 | 0200 0680 | ткбО | BL. | PTKSTEP | STEP HEAD |
| | 0206 | | | | |
| | 0206++1002 | | | | |
| 0581 | 02D0 10F5 | | JMF: | TRMZP1 | REPEAT FOR NEXT STEP |
| 0582 | 0202 0609 | TKSTRT | SHPB | 69 | MOVE NEW TRACK NUMBER |
| | 028E++1011 | | | | |
| | 0200++1308 | | | | |
| 0583 | | • | | | TO LEFT BYTE |
| 0584 | 0204 0809 | | MOVE | R9. OTKNUM | UPDATE TRACK NUMBER |
| 0001 | 0206 8058 | | | | |
| 0505 | 0208 0380 | | RTHP | | PETURN |
| | | | 1.001 | | |

Figure 32. Floppy Disk Control Program (Sheet 16 of 28)

| FLOPPY | DISK | CONTROL | PROGRAM | 1 | PAGE 0017 |
|--------------|----------------|---------------------|-------------|---|---|
| 0587 | | | ****** | • | ••••• |
| 0588 | | | * | | |
| 0589 | | | + | IOBPOUTINE: TRUEM | |
| 0590 | | | + | | |
| 0591 | | | • | CHELING SEQUENCE: BE | MINCER |
| 0592 | | | • | THE DECT AUDITE HEAD IS | STEEDER OUT UNTIL |
| 0593 | | | • | THE REALMORT IS STOLE STOLE | DEFICIULUI UNITE |
| 0594 | | | • | THE FRANCESTRIUS STOURD | DII ADE DESTONYED |
| 0570 0594 | | | • | THE CONTENTS OF NO HOD | AII ARE MESTRETED: |
| 0505 | 0000 | | | MOU 011.00 | TAVE RETURN LINKAGE |
| 0054 | 0000 | 1 UEVD 14402080 | | | SIVE PERGEN EINENSE |
| | 0200 | 2★★020H 2★★0208/ | | | |
| 0500 | 00.0r 60.00 | -++0αD∩ 1 1∈17 | THEIP | T.R. 6'D\\' | TEST DRIVE STATUS |
| 0070 | 0200 | . ieur E 1éan | TECLE | INE TROABT | TE NOT READY. ABORT |
| 0400 | 0200 | 10 1016 | | TR TRADO | TEST TRACK ON STATUS SIGNAL |
| 0600 | 0.252 | 2 16 | | INF TRICNT | IE NOT ACTIVE.CONTINUE |
| 0601 | 0254 | 1 0458 | | B ◆B8 | FLSE, RETURN |
| 0603 | 025 | 5 1E07 | TKICNT | SRZ STEPUP | SET TO STEP OUT |
| | 02E2 | 2++1601 | | | |
| 06.04 | 0.268 | 3 0680 | | BL OTHITEP | CTEP HEAD |
| | 0266 | 4 | | | |
| 06.05 | 0220 | 10F7 | | JMP THELP | CONTINUE LOOP |
| 0606 | 02EB | E 0408 | THEABT | OLR RS | SET TRACK |
| | 0200 | E++1607 | | | |
| 0607 | 02F1 | 0 D808 | | MOVB R8+OTHNUM | NUMBER TO 00 |
| | 02F3 | 2 80 F 8 | | | |
| 0608 | 02F+ | 4 2060 | | ERPT DHPDYMS | REPORT ERROR AND ABORT |
| | 02F6 | 5 00251 | | | |
| 0609 | | | ****** | • | • |
| 0610 | | | + | | |
| 0611 | | | + | CUBPOUTINE: THITEP | |
| 0612 | | | * | | |
| 0613 | | | + | CHEFINE JEMOEWCE: BE | WIKSTEP |
| 0614 | | | • | | |
| 0615 | | | • | HE SIEP PULLE IS GENER MICODATIONNE OND THE HE | (H)EU FUK 11.3 Ton (TER DE) ov |
| 0616 | | | • | THE THE THE THE THE THE THE THE THE | THU SIGE DECHI |
| 051 | | | • | II UBLERVED. | |
| 0618 | 005 | | + TMPTED | 200 STER | SET STED STEND |
| 0519 | 020 | 5 ID06 E♦♦02F84 | INGLEE | 280 2165 | SET THE STORAL |
| | 02E1 | A++02F8 | | | |
| 0620 | 02Fi | A 1000 | | HDP | DUMMY DELAT |
| 0621 | 02F) | C 1E06 | | SBZ STEP | RESEN STEP SIGNAL |
| 0622 | 02Fi | E 2FE0 | | DEHY DHEDEY | DELHY FOR HEAD STEP |
| | 030 | 0 0500 | | ~ ~ | |
| 0623 | 030 | 2 045B | | H1 | P.F.F.DELI |

Figure 32. Floppy Disk Control Program (Sheet 17 of 28)

9

TMS 9900 Floppy Disk Controller

| FLOPPY | DISK | CONTROL | PROGRAM | | PAGE 0018 | | |
|---------|------|----------------------------|----------|----------------------|---------------------------|--|--|
| 0625 | | | ***** | ***** | ••••••• | | |
| 0626 | | | • | | | | |
| 0627 | | | * | SUBPOUTINE: TINC | | | |
| 0628 | | | • | | | | |
| 0629 | | | + | CALLING SEQUENCE: | TINC 0 | | |
| 0630 | | | + | | | | |
| 0631 | | | * | THE HEAD IS MOVED | TO THE NEXT CONSECUTIVE | | |
| 0635 | | | • | POSITION. IF ON 1 | THE INNERMOST TRHCK (76); | | |
| 0633 | | | • | THE MEND IS MOVED | 10 IRHCK 00. | | |
| 0634 | 000 | | • | MOUD STUNIN DIA | FETCH TROCK NUMBER | | |
| 0630 | 030 | + D2EU : 00c0 | TINCPU | NUAR SIKUONSKII | FEICH TRACK NUMBER | | |
| | 050 | 5 SUFS (***)004/ | | | | | |
| 0.5.5.5 | 0000 | 5 ▼ ▼0504 5 6550 | | AT 811.5160 | АТТ 1 ТП ТРАСИ МИМРЕР | | |
| 0535 | 020 | 5 UCCD 9 0100 | | AI 81192100 | HDU I IS FACK HOHDER | | |
| 06.27 | 030 | - 0100 - 90DB | | TRST AR11 | мауғ нғал | | |
| 0537 | 0.20 | - 2006 - 0390 | | RTMP | PETURN | | |
| 0639 | 0000 | _ 0000 | ****** | **** | | | |
| 0640 | | | • | | | | |
| 0641 | | | • | COMMAND CHARACTER | LIET | | |
| 0642 | | | • | | | | |
| 0643 | 031 | 0 57 | CMDLOT | ТЕХТ КЫАЫНЫ ВӨӨӨНЕМ | MDMEMX / | | |
| 0644 | | | • | | | | |
| 0645 | | | • | COMMAND ENTRY POIN | IT TABLE | | |
| 0646 | | | • | | | | |
| 0647 | 032 | 2 | CMDENT | DATA WIASCI, WATHE | (,WPTDEL,RDASCI,RDHEX | | |
| | 032- | 4 | | | | | |
| | 0320 | 5 | | | | | |
| | 032: | 3 | | | | | |
| | 0320 | a | | | | | |
| 0648 | 0351 | <u> </u> | | DATA FORMAT, DUMP, B | ENTER, EXECUT | | |
| | 0380 | E | | | | | |
| | 033 | 0 | | | | | |
| | 033, | 2 | | | | | |
| | | | | | | | |

Figure 32. Floppy Disk Control Program (Sheet 18 of 28)

| FLOPPY | DISK | CONTROL | PROGRAM | 1 | | PAGE 0019 |
|--------------|--------------|-------------------|---------|------------|---|---|
| 0650 | | | ***** | **** | ••••• | ••••• |
| 0651 0652 | | | * * | PONE | RHON REGET ENTRY PO | ТИТ |
| 0653 | | | • | | | |
| 0654 | 0334 0902 | 04CC (♦♦03341 | START | CLR | R12 | INITIALIZE CRU BASE |
| 0655 | 0336 | 020B | | LI | R11+>300 | LOAD CRU INITIALIZATION VALUE |
| 0656 | 0336 | , 320B | | IDCR | R11.8 | AND OUTPUT TO CRU |
| 0657 | 0330 | 020B | | LI | R11, IDFLD | SET ID FIELD IMAGE POINTEP |
| 0658 | 033E 0340 | . 80F7) 020A | | LΙ | F10,>100 | SET INITIAL SECTOR VALUE |
| | 0342 | 0108 | | | | |
| 0659 | 0344 0346 | DEE0 | | MOVB | ØIDMRk•◆R11+ | ID MARK DATA PATTERN TO |
| 0660 | ~~ • | | • | | | EIRST BYTE DE ID EIELD IMAGE |
| 0661 | 0348 | DECC | | MOVE | P12++P11+ | O TO SECOND BYTE |
| 0662 | | 2000 | • | | | TRACK NUMBER) |
| 0663 | 0346 | DECC | | MOVE | R12. + P11+ | 0 TO THIRD BYTE |
| 0664 | 0340 | DECA | | MOVE | R10, +R11+ | 01 TO FOURTH BYTE |
| 0665 | | | • | | | (SECTOR NUMBER) |
| 0666 | 034E | D6CC | | MOVB | P12++R11 | 0 TO FIFTH BYTE |
| 0667 | 0350 |) 2CDC | | ткот | ◆R12 | SET READ/WRITE HEAD TO TRACK 0 |
| 0668 | 0358 | 1E04 | | SBZ | SEL | TURH OFF DRIVE |
| 0669 | | | ***** | **** | **************** | • |
| 0670 | | | • | | | |
| 0671 | | | • | DPERM | ATOR COMMAND REQUE: | ST ENTRY POINT |
| 0672 | | | • | | | |
| 0673 | 0354 | - 2F00 ••03544 | TOP | NLIN | 0 | NEW LINE |
| 0674 | 0356 | PERG | | мит | DOMEST | PRINT PROMPTING MESSAGE |
| 0014 | 0358 | 00854 | | | 9 | |
| 0675 | 0356 | 2580 | | SMIT | ƏBFLL | (QUESTION MORK, BELL) |
| | 0350 | 00864 | | | | |
| 0676 | 035F | 2F48 | | RECV | F10 | READ FIRST CHARACTER |
| 0677 | | | • | | | OF COMMAND |
| 0678 | 0360 |) 06CA | | SNPB | F10 | SAVE IN RIGHT BYTE |
| 0679 | 0368 | 2F4A | | RECV | P10 | READ SECOND CHAPACTER |
| 0680 | | | • | | | OF COMMAND |
| 0681 | 0364 | 06CA | | THEB | P10 | PEVERSE CHARACTERS IN R10 |
| 0688 | 0366 | 8080 | | LI | PS.CMDLOT | SET COMMAND LIST POINTER |
| | 0368 | 03101 | | | | |
| 0683 | 036P | 1 0209 | | LΙ | P9,CMDENT-2 | SET COMMAND ENTRY POINTER |
| | 0360 | 03201 | | | | |
| 0684 | 036E | C1F8 | CMDLP | МОУ⊸ | ◆R8+,P7 | FETCH COMMAND IN LIST |
| 0685 | 0370 |) 13F1 | | JEQ | TOP | IF LIST VALUE = 0, NOT |
| 0686 | | | * | | | A LEGAL COMMAND |
| 0687 | 0378 | 0509 | | INCT | 6.9 | INCREMENT ENTRY POINTER |
| 0688 | 0374 | 81CA | | C | F10.R7 | COMPARE ENTERED COMMAND |
| 0689 | | 4 : E F | • | | CMP: P | TU LIST TE NET ESNEL - EEEETE |
| 0690 | しろごと | 5 16FB | | JHE 테르다 | UMBEF 200 00 | TH NET EVONES MEMERIC |
| 0691 | 0376 | 6 CED7 | | ишv | 년 년 * 만에 * | ELLE, CUMMHAD FUUAD. |
| 0592 | 0070 | | * | | | FEICH ENTRY PUINT CHMMOND DDDCDOM SETUDA |
| 민동 문 소 | - いろてた | 1 9298 | | <u>.</u> 1 | 5.1.0 T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 医口的脊骨的口 医医口病蛋白的 医长口试验的 |

Figure 32. Floppy Disk Control Program (Sheet 19 of 28)

9∢

| CI DOOM | DISK | CONTOOL | ODFICEDOM |
|---------|------|---------|-----------|
| FLUPPT | D12K | CONTROL | FRUGRAM |

| 037C 0354* ADDRESS 0695 037E 9807 CB R7.9ASCIIM TEST FOR MD.ME. DR 0380 0082* - MX CDMMANDS REST FOR MD.ME. DR 0696 0382 13 JEO ADDFCH IF SD. FETCH ADDRESS ENTPY 0699 0384 2DR0 AXMT 3TKMS6 PRINT TRACK MESSAGE 0699 0384 2DR0 AVMT 3TKMS6 PRINT TRACK MESSAGE 0700 0386 0084* AVMT 3TKMS6 PRINT TRACK MUMBER 0700 0380 22E8 HRC2 RR PED NEW TRACK NUMBER 0701 0380 2288 HRC2 RR PED NEW TRACK NUMBER LEGAL? 0390 0288 CI PS.77+256 NEW TRACK NUMBER LEGAL? 0391 0391 140F JHE TDP IF NDT. RBCM NUMBER 0392 0288 CI PS.77+256 NEW TRACK NUMBER 0392 0281 TKST +P8 TEP MEAD TO NEW TRACK NUMBER 0701 0394 1200 TEP ADT COMMAND | OPPY | DISK | CONTROL | PROGRAM | 1 | | PAGE 0020 |
|---|-------|----------------|-------------------|---------|------------------|------------------|--|
| 0694 • OSAC 0394 • OSAC ADDRESS 0695 035E 9807 CB R7.9ASCIIM TEST FOR MD.ME. DR 0696 • MX COMMANDS PRINT TRACK MESSAGE MX COMMANDS 0697 0382 13 JEO ADDRCH IF SD. FETCH ADDRESS ENTPY 0698 0384 2DA0 AXMT \$TMNS5 PRINT TRACK MESSAGE 0380 0220 MDVB \$TKNUM.RS FETCH CUPRENT TRACK MUMBEP 0701 0380 2EC8 HRC2 RS PRINT TRACK MUMBER PETT TRACK MUMBER 0702 0380 0283 CI PS.77.256 NEW TRACK NUMBER PETT TRACK NUMBER 0703 0390 0283 CI PS.77.256 NEW TRACK NUMBER PETT TRACK NUMBER 0703 0392 4000 T TUP IF NOT. NUMBER PETT TRACK NUMBER 0704 0392 4000 TUP IF NOT. NUMBER PETT TRACK NUMBER 0705 0396 164 SEC TURN OF DINEW TRACK NUMBER 07 | | 0 2 7 6 | 0.25.47 | | | | |
| 000000000000000000000000000000000000 | 0004 | Upru | 0504 | • | | | annocee |
| 0382 0382 0382 0382 0382 0382 0382 0382 0382 0382 0384 2080 0382 0384 2080 2080 <th< td=""><td>0624</td><td>0075</td><td>0007</td><td>•</td><td>CP</td><td>D7.DOSCIIM</td><td>TEST END MD.ME. ND</td></th<> | 0624 | 0075 | 0007 | • | CP | D7.DOSCIIM | TEST END MD.ME. ND |
| 0000 0000 MX CDMMANDS 0697 0000 MX CDMMANDS 0698 0384 2DA0 ANT JTXMS6 0898 0384 2DA0 ANT JTXMS6 0898 0384 2DA0 ANT JTXMS6 0898 0384 2DA0 ANT JTXMS6 0809 0380 D220 MDVB JTKNUM.RS FETCH CUPRENT TRACK 0700 • HUMBER FETCH CUPRENT TRACK MUMBER 0701 0380 0283 CI P8:77*256 NEW TRACK NUMBER 0702 0380 0283 CI P8:77*256 NEW TRACK NUMBER 0704 0394 140F JHE TDP IF NDT. ABDRT NOT 0705 0396 2CB3 TKST *R3 3TEP HEAD TO HEW TRACK 0706 0394 140F JHE SECFCH IF NOT. CONTINUE 0709 0394 9807 CB R7.JARCHIF FDPMAT COMMAND 0710 0382 ECFCH IF NOT. CONTINUE CDAR | 0650 | 0070 | . 7007 | | ωp | *ry@nsciin | TEST FOR HOTHET OR |
| 06:37 0382 13 JEO ADDFCH IF SD. FETCH ADDRESS ENTPY 06:37 0384 2040 ANT JTXM26 PFINT TRACK MESSAGE 0389 0220 MOVB JTKNUM.R8 PFINT TRACK MESSAGE 0701 0380 2608 HKM2 P8 PFINT TRACK MESSAGE 0701 0380 2608 HKM2 P8 PFINT TRACK MUMBER 0701 0380 2608 HKM2 P8 PFINT TRACK NUMBER 0701 0380 2608 HKM2 P8 PFINT TRACK NUMBER 0702 0380 2608 HKM2 P8 PFINT TRACK NUMBER 0703 0380 2608 TKST *R8 TEP HEAD TO NEW TRACK NUMBER 0704 0394 140F JHE TDP IF NOT. ABDFT 0705 0396 2008 TKST *R8 TEP HEAD TO NEW TRACK 0706 0394 140F JHE SECRH IF NOT. ABDFT 0707 0380 0459 # R7.9ASCIIF FDPMAT COMMAND 0710 0380 0456 R7.9ASCIIF FD | | 0380 | 0035. | | | | MV COMMONDS |
| 000000000000000000000000000000000000 | 0626 | 0000 | 10 | • | 070 | ondrou | TE 20. EETAM ANDRE?? ENTRY |
| UB98 UB98 <thub98< th=""> UB98 UB98 <thu< td=""><td>0697</td><td>0386</td><td>13</td><td></td><td>JEV OVMT</td><td>HUDELH DIVMOC</td><td>DEINT TROCK MESSOCE</td></thu<></thub98<> | 0697 | 0386 | 13 | | JEV OVMT | HUDELH DIVMOC | DEINT TROCK MESSOCE |
| 000000000000000000000000000000000000 | 0698 | 0384 | 20HU 00007 | | HARL | 911211212 | FRINT TRACK MESSAGE |
| 0388 0220 NUMB #THINNER PECH CORENT TERMS 0390 80F8 NUMBER NUMBER 0701 0380 2205 HKM2 P8 PERD NEW TRACK NUMBER 0703 0380 0286 CI P8,77+256 NEW TRACK NUMBER 0704 0392 4000 JHE TDP IF NOT READ TRACK NUMBER 0705 0396 2008 TXST +P8 JTEP MEAD TO NEW TRACK NUMBER 0706 0398 1604 SBZ SEL TURN DEF DEVINE CONTINUE 0707 0384 9807 CB R7, JASCIIF FDPMINT COMMAND? 0798 0382 1604 SBZ SEL TURN DEF DEVINE CONTINUE 0790 0384 0097 O396 ACDR REA PRINT COMMAND? 0710 0382 2606 RYJ PA PRINT COMMAND? PRINT SECTOR 0710 0384 0987 CB PRINT SECTOR PRINT SECTOR 0711 0386 DR0 </td <td></td> <td>0386</td> <td>008H1</td> <td></td> <td>менита</td> <td></td> <td>ECTOL CURRENT TROCK</td> | | 0386 | 008H1 | | менита | | ECTOL CURRENT TROCK |
| 0.38H SUPS HUMBER 0700 033C 2EC8 HKM2 P8 PRINT TPACK NUMBER 0700 038C 2EC8 HKM2 P8 PRINT TPACK NUMBER 0701 038C 2EC8 HKM2 P8 PRINT TPACK NUMBER 0702 038C 2EC8 HKM2 P8 PRINT TPACK NUMBER 0704 0394 140F JHE TDP IF NOT. REDRT 0706 0396 2CD8 TKST *P8 JTEP HEAD TO NEW TPACK 0706 0396 164 SEZ SEL TURN DFF DRIVE 0709 0390 0459 B *R9 ELSE, EXECUTE COMMAND 0710 0382 2DA0 SECFCH IF NOT. COPTINUE COMMAND 0711 0386 DIA0 MOYB SECFCH IF NOT. COPTINUE COMMAND 0711 0386 DIA0 MOYB SECTOR PEINT COPPENT SECTOR 0712 0386 DIA0 MOYB SECTOR PEINT NUMBER 0711 0386 | 0699 | 0388 | 0220 | | NUVE | a tribuli ko | FEICH COFRENT (RHCF. |
| 0.000 0.000 0.000 0.000 0.0000 0701 038C 2EC8 HXC2 R8 PEAD NEW TRCK NUMBER 0703 0390 0288 CI P8+77+256 HEW TRCK NUMBER 0704 0396 2E08 HXC2 R8 PEAD NEW TRCK NUMBER LEGAL? 0704 0396 1004 SE SE HEW TRCK NUMBER LEGAL? 0705 0396 2E08 TXST *P8 STEP HEAD TO NEW TRCK NUMBER 0706 0396 1604 SEZ SEL TURN DFF DRIVE 0707 0396 9807 CE R7.#ASCIIF FOPMAT COMMAND? 0708 0396 164- JHE SECFCH IF HOT, CONTINUE COMMAND? 0710 0384 2040 SECFCH AXMT #SCTMS6 PRINT COPRENT SECTOR NESSAGE 0396 1601 0396 SECFCH AXMT #SCTMS6 PRINT CUPPENT SECTOR 0310 386 904 DEC6 HEM2 P6 PRINT CUPPENT SECTOR 0310 386 | 0700 | 036H | 8068 | • | | | LA IMPED |
| 0702 0380 2805 HARC2 R8 PEAINT HOTHONOUSER 0702 0390 0288 CI P3+77+256 HEW TRACK NUMBER LEGAL? 0704 0394 140F JHE TDP IF NOT, ABDRT 0705 0394 200 TKST P8 STEP HEAD TO NEW TRACK 0706 0394 200 TKST P8 STEP HEAD TO NEW TRACK 0706 0394 200 SEE TURN DFF DRIVE 0706 0394 200 SEE TURN DFF DRIVE 0706 0394 200 SEE TURN DFF DRIVE 0707 0394 9807 CE R7, 3ASCIIF FDPMAT COMMAND? 0708 0395 164 JHE SECFCH IF NOT, ABDRT ODTINUE 0710 0386 2040 SECFCH AXMT 3COTMS6 PRINT CUPPENT SECTOR 0711 0386 180 MOVB 3SECNUM-R6 FETCH CUPRENT SECTOR 0711 0386 180 MOVE 3SECNUM-R6 FETCH CUPRENT SECTOR 0713 0380 1100 JLT TDP IF SD, ABDRT | 0700 | 0000 | 1000 | • | цомо | DO | DOIDER Doint Toacy Number |
| 0.02 0.32 2258 FRUE RG FERD RGM FRUE NUMBER LEGAL? 0.03 0.320 0.288 CI P8,77+256 HEW FRACK NUMBER LEGAL? 0.704 0.394 140F JHE TDP IF NDT, ABORT 0.705 0.396 2CD8 TKST +P8 STEP HEAD TO NEW TPACK 0.707 0.394 9807 CE R7, ARSCIIF FDPMAT COMMERC COMMAND 0.707 0.394 9807 CE R7, ARSCIIF FDPMAT COMMIND 0.708 0.396 164 JHE SECFCH IF NDT, CDNTINUE 0.709 0.384 0.997 CE R7, ARSCIIF FDPMAT COMMIND 0.710 0.384 2094 SECFCH IF NDT, CDNTINUE COMMAND 0.710 0.384 0.997 CE R7, ARSCIMAR PRINT SECTOR MESSAGE 0.714 0.346 0.997 CE R7, ARSCIMAR PRINT SECTOR 0.711 0.346 0.964 CI P6+2 P6 PRINT CUPRENT SECTOR <t< td=""><td>0701</td><td>0500</td><td>SELO SECO</td><td></td><td></td><td>PO 65</td><td></td></t<> | 0701 | 0500 | SELO SECO | | | PO 65 | |
| 0703 0330 0235 023 0237 | 0702 | 0300 | | | CT T | DO.774956 | NEW TRACK NUMBER (EGAL? |
| 0704 0394 140F JHE TDP IF NDT+ ABDRT 0705 0396 2CD8 TKST *P8 STEP HEAD TD NEW TRACK 0705 0396 2CD8 TKST *P8 STEP HEAD TD NEW TRACK 0707 0394 9807 CB R7, PASCIIF FDPMAT COMMAND? 0390 00817 JHE SECFCH IF HUT, CONTINUE 0708 0394 0459 B *R9 ÉLSE, EXECUTE COMMAND 0710 0382 2DA0 SECFCH IF HUT, CONTINUE 0710 0384 04997 B *R9 ÉLSE, EXECUTE COMMAND 0711 0384 04997 B *R9 ÉLSE, EXECUTE COMMAND 0711 0384 0459 B *R9 ÉLSE, EXECUTE COMMAND 0711 0384 0286 HC2 P6 PEINT CUPRENT SECTOP 0713 0384 0286 CI R6:27:4256 GREATER THAN 26? 0388 0717 0388 140D JHE TDP IF SD. ABDRT 0719 | 07.03 | 0070 | 4000 | | ωI | POFIT EDD | HEW INHER HOHDEN CEOHE. |
| 01010 0101 | 07.04 | 0326 | 1405 | | IHE | тпе | TE NOT. ABORT |
| 00706 0398 1E04 SEZ SEL TURH DFF DRIVE 07070 0398 9807 CB R7, #ASCIIF FDEMAT COMMAND? 0708 039E 16 JHE SECFCH IF NOT, CONTINUE 0709 0380 0459 B •R9 EL26, EXECUTE COMMAND 0710 0384 00947 039E+•1601 0398 SECFCH RNT #0CTNS6 0711 0384 00947 039E+•1601 0094 0398 SECTOR MESSAGE 0712 0384 SECFCH HXME P6 PETCH CURRENT SECTOR 0713 0386 SEC6 HC2 P6 READ NEW SECTOR NUMBER 0714 0386 SEC6 HC2 P6 READ NEW SECTOR NUMBER 0713 0386 2266 CI P6+>100 LE33 0716 0384 0286 CI P6+2765 GREATER THAN 267 0380 1000 JT TDP IF 3D, ABDRT 0717 0381 1000 JT TDP IF 3D, ABDRT 0718 0380 806A MDVB R6+3JECNUM <td>0705</td> <td>0396</td> <td>2008</td> <td></td> <td>TKST</td> <td>+R8</td> <td>STEP HEAD TO NEW TRACK</td> | 0705 | 0396 | 2008 | | TKST | +R8 | STEP HEAD TO NEW TRACK |
| 0707 039A 9807 CE R7, ØASCIIF FDPMAT COMMAND? 0707 039C 00817 JHE SECFCH IF NOT, CONTINUE 0709 03A0 0459 B •R9 ELSE, EXECUTE COMMAND 0710 03A2 2DH0 SECFCH RXMT ØSCTMS6 PRINT SECTOR MESSAGE 039E+•1601 009A7 039E+•1601 009A7 039E 0711 03A6 DIAO MOVB ØSECNUM•R6 FETCH CURRENT SECTOR 039E+•1601 009A7 039A SECFCH READ NEW SECTOR 0711 03A6 DIAO MOVB ØSECNUM•R6 FETCH CURRENT SECTOR 0712 03A4 2ES6 HPC2 PS READ NEW SECTOR NUMBER 0713 03AC 2ES6 HPC2 PS READ NEW SECTOR NUMBER 0715 03BE 11D0 JLT TOP IF SD, ABDRT 0717 03BE 11D0 JLT TOP IF SD, ABDRT 0717 03BE 1000 JHE TOP IF SD, ABDRT 0718 03BE MOVB R6+ØSECNUM UPDATE SECTOP NUMBER <td< td=""><td>0706</td><td>0398</td><td>1604</td><td></td><td>SBZ</td><td>SFI</td><td>TURN DEE DRIVE</td></td<> | 0706 | 0398 | 1604 | | SBZ | SFI | TURN DEE DRIVE |
| 0390 0081/ JNE SECFCH IF HOT, CONTINUE 0709 0380 0459 B •R9 ELSE, EXECUTE COMMAND 0710 0382 2DA0 SECFCH AXM DOTAGE PRINT SECTOR MESSAGE 0384 0094' 0395+•1601 0094' 0395+•1601 0711 0386 D180 MOVB DSECHUM+R6 FETCH CURRENT SECTOR 0712 0386 D180 MOVB DSECHUM+R6 FETCH CURRENT SECTOR 0712 0386 D180 MOVB DSECHUM+R6 FETCH CURRENT SECTOR 0713 0386 2286 CI P6+>100 LESS THAN 1 0380 0100 JLT TDP IF 30, ABORT 0716 0384 0286 CI R6+2*65 GREATER THAN 26? 0386 1800 JHE TDP IF 30, ABORT 030 0718 0384 1806 MDVB R6+3/3ECNUM UPDATE SECTOP NUMBER 0380 806 MDVB R6+3/3ECNUM UPDATE SECTOP NUMBER 030 0381 1800 JHE T | 0707 | 0396 | 9807 | | CB | RZ.JASCIIE | EDRMAT COMMAND? |
| 0708 039E 16 JNE SECFCH IF NDT, CDNTINUE 0709 0380 0459 B •R9 ELSE, EXECUTE CDMMAND 0710 0384 0094 039E PRINT SECTUR MESSAGE 039E 039E 0094 039E PRINT SECTUR MESSAGE 039E 039E 010 MDVB ØSECHUM+R6 PETCH CURRENT SECTUR 039E 039E 100 MDVB ØSECHUM+R6 PETCH CURRENT SECTUR 0711 0386 0180 MDVB ØSECHUM+R6 PETCH CURRENT SECTUR 0714 038E 0286 CI P6+>100 LESS THAN 1 0380 0100 JLT TDP IF 30, ABORT 0716 0384 0286 CI R6+27+256 GREATER THAN 26? 0380 1800 JHE TDP IF 30, ABORT 0717 0381 14CD JHE TDP IF 30, ABORT 0718 0386 0280 MDVB R6+33ECNUM UPDATE SECTUP NUMBER 0719 0382 D80 | 01.01 | 0390 | 0.081 | | | | |
| 0709 03A0 0459 B •R9 ELSE, EXECUTE COMMAND 0710 03R2 2DA0 SECFCH RMT BSCTNS6 PRINT SECTOR MESSAGE 039E+•1601 039E+•1601 039E+•1601 039E+•1601 039E+•1601 0711 03A6 D1A0 MUVB BSECNUM•R6 FETCH CURRENT SECTOR 0312 03AA 2E66 HCM2 P6 PRINT CUPPENT SECTOR 0713 03AC 2E86 HPC2 P6 PEAD NEW SECTOR NUMBER 0714 03AE 0286 CI P6+>100 LESS THAN 1 0714 03AE 0286 CI P6+>100 LESS THAN 1 0715 03B2 11D0 ULT TDP IF SD, ABDRT 0717 03B4 0286 CI R6+27+256 GREATER THAN 267 0718 03B4 0286 DI HE TDP IF SD+ ABDRT 0718 03B4 0286 CI R6+32ECNUM UPDATE SECTOP NUMBER 0719 03B2 2DA6 MUVB R6+32ECNUM </td <td>07.08</td> <td>039E</td> <td>16</td> <td></td> <td>INE</td> <td>SECECH</td> <td>IF NOT, CONTINUE</td> | 07.08 | 039E | 16 | | INE | SECECH | IF NOT, CONTINUE |
| 0710 0382 20A0 SECFCH AXMT #SCTMSG PRINT SECTOR MESSAGE 0384 00987 0384 00987 0385 010 MOVB #SECNUM*R6 FETCH CURRENT SECTOR 0711 0386 D1A0 MOVB #SECNUM*R6 FETCH CURRENT SECTOR 0712 0384 SEC6 HCM2 P6 PRINT CUPPENT SECTOR 0713 0384 SEC6 HCM2 P6 PRAD NEW SECTOR NUMBER 0714 0386 SEC6 HCM2 P6 PRAD NEW SECTOR NUMBER 0714 0386 SEC6 HCM2 P6 PRAD NEW SECTOR NUMBER 0715 0382 1100 JLT TOP IF SD, ABORT 0717 0388 14CD JHE TOP IF SD, ABORT 0718 0384 D806 MOVB R6+#SECNUM UPDATE SECTOR NUMBER 0719 038E 2DA0 AXMT #NUMMS5 PRINT NUMBER MESSAGE 0720 03C4 0100 LI R5+100 LOAD DEFAULT NUMBER 0721 03C6 SES5 HRC2 | 0709 | 0380 | 0459 | | B | ◆R9 | ELSE, EXECUTE COMMAND |
| 0344 009A7 039E+1601 039E+1601 0711 03A6 DIA0 MEVB #SECHUM+R6 FETCH CURRENT SECTOR 03A8 S0FA 03A8 S0FA FETCH CURRENT SECTOR 03A8 S0FA FEAD NEW SECTOR NUMBER SECTOR NUMBER 0712 03AA 2E06 HPC2 P6 READ NEW SECTOR NUMBER 0714 03B0 0100 UESS THAN 1 CURRENT SECTOR 03B0 0100 JLT TOP IF 30, ABORT OSAC 0715 03B2 1100 JLT TOP IF 30, ABORT OSAC 0716 03B4 0286 CI R6,27+256 GREATER THAN 267 OSBC 0716 03B4 14CD JHE TOP IF 30, ABORT OSAC 0719 03B4 2806 MOVB R6+#CENUM UPDATE SECTOR NUMBER OSC 0720 03C2 0205 LI R5+100 LDAD DEFAULT NUMBER 0721 03C6 2885 SRL P5,8 M | 0710 | 0388 | 2000 | SECECH | ΘXMT | a scinse | PRINT SECTOR MESSAGE |
| 039E++1601 0396 0711 03A6 D1A0 MDVB #SECNUM+R6 FETCH CURRENT SECTOR 03A8 80FA 03A8 80FA PFINT CUPPENT SECTOR 0712 03AC 2E86 HPC2 P6 PFINT CUPPENT SECTOR 0714 03AC 2E86 HPC2 P6 READ NEW SECTOR 0714 03AC 2E86 HPC2 P6 READ NEW SECTOR NUMBER 0714 03AC 2E86 HPC2 P6 READ NEW SECTOR NUMBER 0714 03BC 1D0 JLT TDP IF 3D, ABORT 0 0715 03B2 11D0 JLT TDP IF 3D, ABORT 0 0717 03B4 D806 MDVB R6+27+256 GREATER THAN 26? 0 0717 03B4 D806 MDVB R6+32CNUM UPDATE SECTOP NUMBER 0719 03B5 2BAO AXMT NUMMS6 PRINT NUMBER | | 0384 | 00987 | | | | |
| 0711 0366 DIA0 MEVB #SECNUM+R6 FETCH CURRENT SECTOR 0348 80FA | | 039E | ++1601 | | | | |
| 0348 80FÅ 0712 0344 2EC6 HCM2 P6 PPINT CUPPENT SECTOP 0713 034C 2E86 HPC2 P6 READ NEW SECTOP NUMBER 0714 0380 0100 LESS THAN 1 0380 0100 JLT TOP IF 3D, ABORT 0716 0384 0286 CI R6,27+256 GREATER THAN 267 0386 1800 JHE TOP IF 3D, ABORT 0717 0388 14CD JHE TOP IF 3D, ABORT 0718 0384 0286 CI R6,27+256 GREATER THAN 267 0717 0388 14CD JHE TOP IF 3D, ABORT 0718 0384 0286 MOVB R6+#JECNUM UPDATE SECTOP NUMBER 0719 038E 2DA0 AXMT #NUMMS5 PRINT NUMBER MESSAGE 0300 0040 0304 0100 0302 0205 0720 0302 0205 LI R5+3100 LOAD DEFAULT NUMBER 0722 0306 2885 HRC2 P5 READ NUMBER 0724 0306 2085 SRL P5+8 MOVE TO PIGHT RYTE <td>0711</td> <td>0386</td> <td>DIAO</td> <td></td> <td>MOVE</td> <td>∂SECNUM+R6</td> <td>FETCH CURRENT SECTOR</td> | 0711 | 0386 | DIAO | | MOVE | ∂SECNUM+R6 | FETCH CURRENT SECTOR |
| 0712 03AA 2EC6 HCM2 P6 PPINT CUPPENT SECTOP 0713 03AC 2E86 HPC2 P6 READ NEW SECTOR NUMBER 0714 03AE 0286 CI P6+>100 LESS THAN 1 0715 03B2 11D0 JLT TDP IF 3D, ABORT 0716 03B4 0286 CI R6+27+256 GREATER THAN 267 0717 03B8 14CD JHE TDP IF SD, ABORT 0718 03BA D806 MDVB R6+27+256 GREATER THAN 267 0718 03BA D806 MDVB R6+27+256 GREATER THAN 267 0718 03BA D806 MDVB R6+35ECNUM UPDATE SECTOP NUMBER 0719 03BE 2DA0 AXMT ANMT SNUMMS5 PRINT NUMBER MESSAGE 0720 03C2 02A5 LI R5+3<100 | | 0388 | : SOFA | | | | |
| 0713 03AC 2E86 HPC2 P6 READ READ NEW SECTOR NUMBER 0714 03B0 0100 LESS THAN 1 03B0 0100 LESS THAN 1 03B0 0100 LESS THAN 1 03B0 0100 LT TOP IF 3D, ABORT 0715 03B4 0286 CI R6,27+256 GREATER THAN 26? 03B0 03B0 JHE TOP IF 3D, ABORT 0717 03B8 14CD JHE TOP IF 3D, ABORT 0717 03B8 1800 JHE TOP IF 3D, ABORT 0719 03B2 2DA0 AKMT<#NUMMSG | 0712 | 0366 | 2806 | | HOM2 | Pé | PRIMT CURPENT SECTOR |
| 0714 03RE 0286 CI P6+>100 LESS THAN 1 0715 03B2 11D0 JLT TDP IF 3D, ABDRT 0716 03B4 0286 CI R6,27+256 GREATER THAN 26? 0717 03B8 14CD JHE TDP IF 3D, ABDRT 0717 03B8 14CD JHE TDP IF 3D, ABDRT 0718 03B6 D806 MDVB R6+#JECNUM UPDATE SECTOP NUMBER 03B0 0306 00457 UPDATE SECTOP NUMBER 03C0 00451 UPDATE SECTOP NUMBER 03C2 0245 LI R5+>100 LOAD DEFAULT NUMBER 03C4 0100 UPDATE SECUTE COMMAND UPDATE 0722 03C8 0985 SRL P5+8 MOVE TO PIGHT PYTE 0723 03C4 JEQ TDP IF NUMBER NBDRT 0724 03CC 0459 B | 0713 | 0380 | 2E86 | | 609H | P6 | READ NEW SECTOR NUMBER |
| 0380 0100 JLT TOP IF 3D, ABORT 0715 0382 1100 JLT TOP IF 3D, ABORT 0716 0384 0296 CI R6,27+256 GREATER THAN 267 0717 0388 14CD JHE TOP IF 3D, ABORT 0717 0388 14CD JHE TOP IF 3D, ABORT 0718 0384 D806 MDVB R6+036000 UPDATE SECTOP NUMBER 0380 80FA 0380 AXMT NUMMS5 PRINT NUMBER MESSAGE 0320 00457 0302 0245 LI R5+>100 LOAD DEFAULT NUMBER 0720 0302 0245 LI R5+>100 LOAD DEFAULT NUMBER 0721 0306 0285 SRL P5,8 MDVE TO FIGHT BYTE 0722 0308 0985 SRL P5,8 MDVE TO FIGHT BYTE 0723 030A 1304 JE0 TDP IF NUMBER = 0, ABORT 0724 030C 0459 B +P9 EXECUTE COMMAND 0725 0302 2888 | 0714 | 0.3AE | 0286 | | CI | ₽6•>100 | LESS THAN 1 |
| 0715 0382 11D0 JLT TDP IF 3D, ABORT 0716 0384 0296 CI R6,27+256 GREATER THAN 267 0386 1800 JHE TDP IF 3D, ABORT 038 0717 0388 14CD JHE TDP IF 3D, ABORT 0718 0380 806 MDVB R6+33ECNUM UPDATE SECTEP NUMBER 0380 80FA 0300 0382 2DAO AXMT NUMMS5 PRINT NUMBER MESSAGE 0300 0362 0245 LI R5+100 LOAD DEFAULT NUMBER 0720 0302 0245 LI R5+100 LOAD DEFAULT NUMBER 0722 0306 2885 SRL P5 READ NUMBER 0 ABORT 0724 0306 1904 JEQ TDP IF NUMBER NBORT 0 0 0723 0306 1904 B +P9 EXECUTE | | 03B0 | 0100 | | | | |
| 0716 03B4 0296 CI R6,27+256 GREATER THAN 26? 03B6 1800 JHE TDP IF 3D, ABDRT 0717 03B8 14CD JHE TDP IF 3D, ABDRT 0718 03BA D806 MDVB R6.9350NUM UPDATE SECTOP NUMBER 03BC 80FA 0300 AXMT NUMMS6 PRINT NUMBER MESSAGE 03C0 00A5' 03C2 0205 LI R5.7100 LOAD DEFAULT NUMBER 03C4 0100 03C4 0100 03C4 0100 0721 03C6 2885 HRC2 P5 READ NUMBER 0722 03C6 2885 SRL P5,8 MOVE TO PIGHT BYTE 0723 03C4 JSC TDP IF NUMBER = 0, ABDRT 0724 03CC 0459 B P9 EXECUTE COMMAND 0725 03C8 ADDFCH LI R8.>8000 LOAD DEFAULT ADDRESS 0326 03C8 SWPB P8 SP4VE IN RIGHT BYTE 0726 03D2 2888 HRC2 P8 SP4VE IN R | 0715 | 03B2 | 11D0 | | JLT | TOP | IF SO, ABORT |
| 0386 1800 0717 0388 14CD JHE TDP IF 30, ABDRT 0718 0380 0806 MDVB R6.0JECNUM UPDATE SECTOP NUMBER 0380 80FA 0380 000457 UPDATE SECTOP NUMBER 0720 0362 0205 LI R5.100 LOAD DEFAULT NUMBER 0324 0100 000 0000 000000000000000000000000000000000000 | 0716 | 03B4 | 0286 | | CΙ | R6,27♦256 | GREATER THAN 26? |
| 0717 0388 14CD JHE TDP IF 30 ABDRT 0718 038A D806 MDVB R6+#JECNUM UPDATE SECTOP NUMBER 038C 80FA 038C B0FA UPDATE SECTOP NUMBER 038C 80FA 038C PRINT NUMBER MESSAGE 0300 00457 UPDATE SECTOP NUMBER 03020 0205 LI R5+7100 LOAD DEFAULT 0304 0100 UPDATE SECTOP NUMBER 0324 0100 UPDATE SECTOP NUMBER 0721 0306 2855 HRC2 P5 READ NUMBER 0722 0306 2865 SRL P5,8 MOVE TO PIGHT BYTE 0723 0304 1904 JEQ TOP IF NUMBER 9,8001 0724 0300 0459 B +P9 EXECUTE COMMAND 0725 03026 0208 ABDFCH LI R8+>8000 LOAD DEFAULT ADDRESS 0726 | | 03B6 | 1800 | | | | |
| 0718 038A D806 MDVB R6+ØJECNUM UPDATE SECTEP NUMBER 038C 80FA 038E 2DA0 AXMT ANUMMSG PRINT NUMBER MESSAGE 0370 038E 2DA0 AXMT ANUMMSG PRINT NUMBER MESSAGE 03720 0302 0205 LI R5+>100 LOAD DEFAULT NUMBER 0304 0100 0304 0100 0304 0100 0304 0100 0721 0306 2E85 HRC2 PS READ NUMBER 0723 0306 2E85 HRC2 PS READ NUMBER 0724 0306 1304 JE0 TOP IF NUMBER = 0, ABORT 0724 0306 0459 B +P9 EXECUTE COMMAND 0725 0306 0208 ADDFCH LI R8+>8000 LOAD DEFAULT ADDRESS 0310 8000 0382 1325 0308 SUPP SUPP SUPE IF ADDRESS 0728 0316 2E88 HRC2 P8 SUPE IN RIGHT BYTE 0728 0306 2FA0 VHIT< | 0717 | 03B8 | : 14CD | | JHE | TOP | IF 30. ABORT |
| 03BC 80FA 0719 03BE 2DA0 AXMT PNUMMSG PRINT NUMBER MESSAGE 03C0 00A57 03C2 0205 LI R5.>100 LOAD DEFAULT NUMBER 03C4 0100 03C4 0100 03C4 0100 0721 03C6 2E85 HRC2 P5 READ NUMBER 0722 03C6 2E85 HRC2 P5 READ NUMBER 0722 03C6 2E85 HRC2 P5 READ NUMBER 0723 03C6 13C4 JE0 TOP IF NUMBER = 0, ABDRT 0724 03C6 0459 B +P9 EXECUTE COMMAND 0725 03C6 0208 ADDFCH LI R8.>8000 LOAD DEFAULT ADDPESS 03D0 8000 03D2 2E88 HRC2 P8 S4VE IN RIGHT BYTE 0726 03D2 2E88 HRC2 P8 S4VE IN RIGHT BYTE 0728 03D6 2FA0 1/4IT PBACKCP BACK IPACE PPINTEP 03D8 00871 00871 00730 03DC 6CBRECT ADDPESS | 0718 | 03BP | D806 | | MO∀B | R6+ØJECNUM | UPDATE SECTOR NUMBER |
| 0719 03BE 2DA0 AXMT \$NUMMS5 PRINT NUMBER MESSAGE 03C0 00457 03C2 0205 LI R5.>100 LOAD DEFAULT NUMBER 03C4 0100 03C4 0100 03C4 0100 0721 03C6 2E85 HRC2 PS READ NUMBER 0722 03C6 2E85 HRC2 PS READ NUMBER 0722 03C6 2E85 SRL PS.8 MOVE TO FIGHT BYTE 0723 03C4 13C4 JEQ TOP IF NUMBER = 0, ABDRT 0724 03CC 0459 B •P9 EXECUTE COMMAND 0725 03CE 0208 ADDFCH LI R8+>8000 LOAD DEFAULT ADDPESS 03D0 8000 03B2 •1325 0726 03D2 2E88 HRC2 PS PEAD FIRST BYTE OF ADDRESS 0727 03D4 06C8 SWPB P8 SAVE IN RIGHT BYTE 0728 03D6 2FA0 "MIT \$DACFOF BACFIPACE PPINTEP 03D8 00871 0729 03D4 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDPESS 0073 | | 03BC | 80FA | | | | |
| 03C0 000451 03C2 0205 LI R5+100 LOAD DEFAULT NUMBER 03C4 0100 03C4 0100 0721 03C6 2855 HRC2 P5 READ NUMBER 0722 03C8 0985 SRL P5,8 MOVE TO PIGHT BYTE 0723 03C4 13C4 JEQ TOP IF NUMBER = 0, ABDRT 0724 03CC 0459 B +P9 EXECUTE COMMAND 0725 03CE 0208 ADDFCH LI R8+>8000 LOAD DEFAULT ADDPESS 03D0 8000 0382+•1325 3000 LOAD DEFAULT ADDPESS 0726 03D2 2E38 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0727 03D4 06C8 SMPB P8 SAVE IN RIGHT BYTE 0728 03D6 2EA8 HRC2 P8 PAVE IN RIGHT BYTE 0729 03D6 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDPESS 0729 03D6 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDPESS 0730 03DC 06C8 SMPB P8 CORRECT ADDPESS BYTES | 0719 | 03BE | 0 AUS | | АХМТ | PNUMMS5 | PRINT NUMBER MESSAGE |
| 0720 03C2 0205 LI R5.>100 LOAD DEFAULT NUMBER 03C4 0100 000 000 000 0721 03C6 2885 HRC2 P5 READ NUMBER 0722 03C6 2885 SRL P5,8 MOVE TO PIGHT BYTE 0723 03C4 13C4 JEQ TOP IF NUMBER = 0, ABDRT 0724 03CC 0459 B +P9 EXECUTE COMMAND 0725 03CE 0208 ADDFCH LI R8.>8000 LOAD DEFAULT ADDRESS 03D0 8000 0382++1325 03D8 0000 0382++1325 0726 03D2 2888 HRC2 P8 94VE IN RIGHT BYTE 0728 03D6 2FR0 1/4IT #BACKOP BACK PACE PFINTEP 03D8 0087* 03DR 0087* 0729 03DA 2E88 HRC2 R8 READ SECOND BYTE OF ADDRESS 0730 03DC 06C8 SWPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B FR9 EXECUTE COMMAND | | 0300 | 00A51 | | | | _ |
| 03C4 0100 0721 03C6 2E85 HRC2 P5 READ NUMBER 0722 03C8 0985 SRL P5,8 MOVE TO PIGHT BYTE 0723 03CA 13C4 JEQ TOP IF NUMBER = 0, ABORT 0724 03CC 0459 B •P9 EXECUTE COMMAND 0725 03CE 0208 ABDFCH LI R8+>8000 LOAD DEFAULT ADDPESS 0300 8000 0382+•1325 0300 LOAD DEFAULT ADDRESS 0726 03D2 2E88 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0727 03D4 06C8 SMPR P8 SAVE IN RIGHT BYTE 0728 03D6 2FA0 1/41T #BACKCP BACK IPACE PFINTEP 03D8 0087* 03D6 2E88 HRC2 R8 READ SECOND BYTE OF ADDRESS 0729 03DA 2E88 HRC2 R8 READ SECOND BYTE OF ADDRESS 0730 03DC 06C8 SMPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B •R9 EXECUTE COMMAND | 0720 | 0302 | 20205 | | LΙ | R5.100 | LOAD DEFAULT NUMBER |
| 0721 0306 2285 HRC2 P5 REHD NUMBER 0722 0308 0985 SRL P5,8 MOVE TO PIGHT BYTE 0723 0304 1304 JE0 TOP IF NUMBER = 0, ABORT 0724 0300 0459 B • P9 EXECUTE COMMAND 0725 0302 0208 ADDFCH LI R8+>8000 LOAD DEFAULT ADDPESS 0300 8000 0382••1325 0302 2888 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0726 0302 2888 HRC2 P8 94VE IN RIGHT BYTE 0728 0306 2FA0 1/41T #BACKOP BACK IPACE PPINTEP 0308 00871 | | 03C4 | 0100 | | | | |
| 0722 03C8 0985 SML M5,8 MOVE TO FIGHT BYTE 0723 03CA 13C4 JEQ TOP IF NUMBER = 0, ABORT 0724 03CC 0459 B +P9 SXECUTE COMMAND 0725 03CE 0208 ADDFCH LI R8+>8000 LOAD DEFAULT ADDPESS 03D0 8000 0382**1325 0726 03D2 2E88 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0727 03D4 05C8 SMPB P8 SAVE IN RIGHT BYTE 03D8 0087 0729 03D4 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDRESS 0730 03DC 05C8 SMPB P8 CORRECT ADDRESS BYTES 0730 03DC 05C8 SMPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B +R9 EXECUTE COMMAND | 0721 | 0306 | 2E85 | | HRC2 | P5 | READ NUMBER |
| 0723 030A 1304 JEW 10P IF NUMBER = 0, HBDRT 0724 030C 0459 B •P9 EXECUTE COMMAND 0725 030C 0208 ADDFCH_LI R8.>8000 LOAD DEFAULT ADDRESS 0300 0302 •1325 0726 0302 2E38 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0726 0302 2E38 HRC2 P8 94VE IN RIGHT BYTE 0727 0304 0608 SMPB P8 94VE IN RIGHT BYTE 0728 0306 2EA0 14IT PBACKOP BACK DRACE SPINTER 0308 00871 030A 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDRESS 0729 030A 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDRESS 0730 030C 0608 SMPB P8 CORRECT ADDRESS BYTES 0731 030F 0459 B •R9 EXECUTE COMMAND | 0722 | 0.368 | 0985 | | SRL | P5,8 | MOVE TO PIGHT BYTE |
| 0724 03CC 0459 B ◆P9 EXECUTE COMMAND 0725 03CE 0208 ADDFCH LI R8→>8000 LOAD DEFAULT ADDPESS 03B2 03B2 €88 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0726 03D2 2E88 HRC2 P8 SAVE IN RIGHT BYTE 0728 03D6 2FA0 1/41T 2BACFCP BACF PACE 0729 03D6 087* | 0723 | 03CF | 1304 | | JEW | | IF NUMBER = U, HBURT |
| 0725 0326 0208 HDDFCH_C1 R8+>8000 LDHD_DEFHNCT HDDPESS 03D0 8000 0382+1325 0302 2888 HRC2 P8 PEAD_FIRST_BYTE_DF_ADDRESS 0726 03D2 2888 HRC2 P8 94VE_IN_RIGHT_BYTE 0728 0727 03D4 0608 SMPB_P8 34VE_IN_RIGHT_BYTE 0728 0728 03D6 2FA0 1/4IT_PBACKCP BACK PACE_PFINTEP 03D8 00871 0729 03D6 2688 HRC2 R8 READ_SECOND_BYTE_OF_ADDRESS 0730 03DC_0608 SWPB_P8 CORRECT_ADDRESS_BYTES 0731 03DF_0459 B +R9 EXECUTE_COMMAND | 0724 | 0300 | 0459 | | E E | - ◆₩9 | EXECUTE COMMEND |
| 0380 8000 0382 ◆ 1325 0382 ◆ 1325 0726 0302 2888 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0727 0304 0608 SMPR P8 SAVE IN RIGHT BYTE 0728 0306 2FR0 1/41T 2BACK OP BACK DPACE PFINTEP 0308 00871 0 1/41T 2BACK OP BACK DPACE PFINTEP 0308 00871 0 0 1/41T 2BACK OP BACK DPACE PFINTEP 0729 0308 06871 0 0 00730 BYTE OF ADDRESS 0730 030C 0608 SWPB P8 CORRECT ADDRESS BYTES 0731 030F 0459 B •R9 EXECUTE COMMAND | 0725 | 0306 | 0208 | ниинсн | | 88•>8000 | LOHD DEFHOLI HDOKE22 |
| 0302**1320 0302 0726 03D2 2E88 HRC2 P8 PEAD FIRST BYTE OF ADDRESS 0727 03D4 0608 SuPP P8 S4VE IN RIGHT BYTE 0728 03D6 2FA0 MAIT PBACKOP BACK DPACE PPINTEP 03D8 0087* 03D8 0087* 0729 03DA 2E88 HRC2 R8 PEAD SECOND BYTE OF ADDRESS 0730 03DC 0608 SUPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B FR9 EXECUTE COMMAND | | 0300 |) 8000 AA1005 | | | | |
| 0726 0304 0608 MARE FO FEB FIRST BITE OF HDRESS 0727 0304 0608 SMPB P8 SAVE IN RIGHT BYTE 0728 0306 2FA0 WHT BEACHOF BACHOF BACHOF 0308 00871 0308 00871 000000000000000000000000000000000000 | 0704 | 0386 0000 | .▼▼1320 > 0600 | | uanh | 00 | CEAR EIDOT DYTE HE ANDRESS |
| OFE OPE OPE <td>0725</td> <td>030a 00004</td> <td>. <u>2</u>200</td> <td></td> <td>- MMUE - SUDD</td> <td>ro Bo</td> <td>PERD FIRST DITE OF MUDRESS Paue in Dicat Dyte</td> | 0725 | 030a 00004 | . <u>2</u> 200 | | - MMUE - SUDD | ro Bo | PERD FIRST DITE OF MUDRESS Paue in Dicat Dyte |
| 03D8 0087 03D8 0087 03D8 0087 0029 03D8 2688 HRC2 R8 READ SECOND BYTE OF ADDRESS 0730 03DC 0608 SWPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B +R9 EXECUTE COMMAND | 0720 | 0304 0254 | 0568 3560 | | 2007-01 | TO TRACKSE | 2 175 177 N.1981 DITE DAGE TOACE COINTED |
| 0729 03DA 2E88 HRC2 R8 READ SECOND BYTE DF ADDPESS 0730 03DC 0608 SWPB P8 CORRECT ADDPESS BYTES 0731 03DF 0459 B +R9 EXECUTE COMMAND | 0723 | 0.510 0.200 |) EFRV) 00971 | | 50 T 1 | 98051°L | CONTRACTOR CLAINIEL |
| 0730 03DC 06C8 SWPB P8 CORRECT ADDRESS BYTES 0731 03DF 0459 B +R9 EXECUTE COMMAND | 0729 | none None | , vvor 1 2E89 | | несе | R8 | READ SECOND BYTE DE ADDRESS |
| 0731 03DF 0459 B +R9 EXECUTE COMMAND | 0730 | 0300 | 0608 | | SHEB | P8 | CORRECT ADDRESS BYTES |
| | 0731 | 03DF | 0459 | | В | ♦R9 | EXECUTE COMMAND |

Figure 32. Floppy Disk Control Program (Sheet 20 of 28)

• 9

| SU | JM | M | A | RY | 7 |
|----|----|---|---|----|---|
| SU | JM | Μ | A | RY | |

| FLOPPY | DISK | CONTROL | PRDGRAM | 1 | | PAGE 0021 |
|--------|----------------|-------------------|---------|-------------|----------------------------|--|
| 07:33 | | | ****** | | | |
| 0734 | | | • | | | |
| 0735 | | | • | саммя | AND CONTROL PROGRAM | M: RDASCI,RDHEX |
| 0736 | | | • | | | |
| 0737 | | | • | THESE | COMMANDS ENABLE 1 | THE OPERATOR TO ACCESS |
| 0739 | | | • | A SPE | CIFIED NUMBER OF | SECTORS REGINNING AT THE |
| 0739 | | | • | CURRE | NT TRACK AND SECT | OR LOCATION, PRINTING |
| 0740 | | | • | THE | ONTENTS OF FACH SE | ECTOR IN EITHER ASCII (RA) |
| 0741 | | | • | OR HE | XADECIMAL FORMAT | (RH). IF A DELETED DATA |
| 0742 | | | • | FIFU | I IS DETECTED, IT I | IS REPORTED AND READING |
| 0743 | | | • | CONTI | INVES. IF THE ID F | FIELD OR DATA MARK ARE |
| 0744 | | | • | NOT P | OUND, DR IF A CRC | ERROR DOCURS, THE EPROR |
| 0745 | | | • | IS RE | PORTED AND THE COM | MMAND IS ABORTED. |
| 0746 | | | • | | | |
| 0747 | | | • | ENTRY | / PAPAMETERS: | R10 = RETURN ADDRESS |
| 0748 | | | • | | | R7 = COMMAND CHARACTERS |
| 0749 | | | + | | | R5 = NUMBER OF SECTORS |
| 0750 | | | • | | | TO PEAD |
| 0751 | | | + | | | |
| 0758 | | 03E04 | RDASCI | EOU | \$ | RA COMMAND ENTRY POINT |
| | 0328 | 3 + ♦03E01 | | | | |
| 0753 | | 03E01 | RDHEX | E0U | £ | RH COMMAND ENTRY POINT |
| | 032F | 4 + +03E01 | | | | |
| 0754 | 03E(| 0607 | | CIDER | P7 | CWAR COMMAND CHAR BYTES |
| 0755 | 03E2 | 2 0206 | READ | LI | P6.DTAFLD | LOAD DATA FIELD IMAGE |
| | 0.3E4 | N SOFF | | | | |
| 0756 | | | • | | | POINTEP |
| 0757 | 03E6 | 5 0208 | | LΙ | PS.DTAPD | LOAD DIIK DATA PEAD |
| | 03E8 | 3 7FFC | | | | |
| 0758 | | | • | | | ADDREDO |
| 0759 | 03EF | 9 2080 | | IDPD | 0 | PEAD ID FIELD |
| 0760 | 0.3E0 | : DD80 | | MOVB | ØMPKRD,♦R6+ | PEAD DATA MAR⊁ |
| | 03E5 | 7FF8 | | | | |
| 0761 | 03F(| 0200 | | LI | P0.130 | REPEAT NEXT INSTRUCTION |
| | 0.3F3 | 2 0085 | | | | |
| 0762 | | | • • | | | 130 LIMES Mouse diak both to |
| 0763 | 03F4 | 1 DD98 | RDLPL1 | MOAR | ◆₩S*◆₩₽+ | MUVE DISK DHIH TO |
| 0764 | 4 - F | | • | T. C. C | 50 | DATA FIELD IMPOR |
| 0765 | 0366 | 5 0500 | | DEC | | |
| 0766 | 0353 | 5 16FD 5 4564 | | 2014/5 | | THOM BEE DOLLS |
| 0767 | 0.3FF | 4 1E04 | | SBC OB | ЗЕЦ Збтаєї в. эртмей | корыл Орен Детур Норман тата марез |
| 0768 | 0.350 | . 7620 1 Doer | | C E | STINCT STUDIES | NGENUE DELLE NUER (|
| | 0.355 | - DUFF - DOB17 | | | | |
| 0740 | 0401 | 0 0001 | | ien | DMPKDK | IE TR. CONTINUE |
| 0767 | 0402 | : 10 : 000n | | 0000 710 | DONNER DETRELE, DE DMOL | DELETER RATA MADLS |
| 0110 | 0404 | F POLO : Onfe | | · D | aptin cosapcona | DELETED DIAN OPPO |
| | 04-05 04-05 | 2 000F | | | | |
| 0774 | 0400 | 2 000F 9 12 | | ю. | тамумт | TE RD. SKIP |
| 0772 | 040r 040r | - 10 - 2060 | | FPPT | ANDMMSG | PRINT ERROR MESSAGE |
| or i L | 0406 | = 00114 | | | | Local and the second s Second second s |
| 0773 | 041 | 0 2E00 | DDMSMT | HLIH | 0 | NEW LINE |
| | 04.0 | 4♦1 302 | | | | |
| 0774 | 041 | 2040 | | θ≾MŤ | ADL DMS6 | REPORT DELETED DATA MARK |

Figure 32. Floppy Disk Control Program (Sheet 21 of 28)

| テレロアアン | DISF C | ONTROL | PPDGPA | •1 | | PAGE 0022 |
|--------|--------------------|----------------|---------|------------|--|---|
| | 0414 | 00BC 1 | | | | |
| 0775 | 0416 | 0220 | 이야한 지민 | MDV | ØDTACPC+P8 | FETCH READ CRC |
| | 0418 | 8180 | | | | |
| | 0402+ | * 1309 | | | | |
| 0776 | 0418 | 2E00 | | OFCD | Ū. | PECALCULATE CPC |
| 0777 | 041C | 8220 | | C. | ⊅DTACRC∙R8 | CPC COPPECT? |
| | 041E | 8180 | | | | |
| 0778 | 0420 | 13 | | JEO | PDPPT | IF SD CONTINUE |
| 0779 | 0422 | 2060 | | EPPT | acrems6 | ELSE, PEPORT ERROR |
| | 0424 | 00354 | | | | |
| 0780 | 0426 | 2F00 | RDPRT | NLIN | 0 | NEW LINE |
| | 0420♦ | ♦1302 | | | | |
| 0781 | 0428 | 04E0 | | CLP | ØDTACRC | CLEAR END OF DATA |
| | 042A | 3180 | | | | |
| 0782 | | | + | - | | FIELD IMAGE |
| 0783 | 042C | 0206 | | <u>- 1</u> | REPOLUSOE | LUHU FIELD IMAGE |
| 0704 | 042E | 8100 | | | | ODINICO |
| 0784 | 0400 | 00.07 | • | | DZ DOCELIO | FUINIER Do commonite |
| 0785 | 0430 | 7897 00007 | | ч. Б | er e | AH CONMAND. |
| 0704 | 0432 | 10030 | | 100 | offren | IC OD DDINT IN OCCU |
| 0705 | 0434 | 10 | • | JEO | H-016D | 15 200 55101 10 52011 555565 |
| 0700 | 0.152 | 0000 | • | ŧτ | 00.0 | сцелан Гаарьтыс соцыт |
| 0100 | 0430 | 0002 | | L 4 | P 2 1 2 | CONFIGNE COON |
| 0789 | 0400 | 0208 | HYPTLP | 1 T | PS.16 | LOOD BYTE COUNT |
| 0103 | 0430 | 0010 | (W) (E) | C 1 | -0.10 | |
| 0790 | 043E | 2E00 | | NUTH | 0 | NEWLINE |
| 0791 | 0440 | PED6 | HXPLP1 | HXM2 | ÷R6 | PRINT DATA BYTE |
| 0792 | 0442 | 0586 | | THC | P6 | INCREMENT DATA POINTER |
| 0793 | 0444 | 0608 | | DEC | 89 | DECREMENT BYTE COUNT |
| 0794 | 0446 | 16FC | | JHE | HZPLP1 | IF MOT 0, PRINT MEXT BYTE |
| 0795 | 0448 | 1E00 | | ΤB | PIN | DPERATOR INTERRUPT: |
| 0796 | 044A | 16 | | JHE | PEADRT | IF ID, ABORT |
| 0797 | 044C | 0609 | | DEC | R. | DECREMENT LINE COUNT |
| 0798 | 044E | 16F5 | | 3HL | HXPTLP | IF HOT 0, PRINT NEXT LINE |
| 0799 | 0450 | 10 | | JMP | нитаст | CONTINUE |
| 0300 | 0452 | 2096 | ASCIRD | AXMT | ◆R6 | PPINT DATA FIELD |
| | 0434+ | ◆130E | | | | |
| 0301 | | | • | | | IN ACCII |
| 0802 | 0454 | 2000 | NMISCI | SINC | 0 | UPDATE SECTOR NUMBER |
| | 0450+ | +1001 | | | | |
| 0303 | 0456 | 1F00 | | 1 E | PIN Dester | UPEPHIOR INTERRUPT: |
| 0804 | 0458 | 16 | | JHE | REHUR I | IF LON HEURT |
| 0805 | 045A | 0605 | | UEL | | DECREMENT SECTOR COUNT |
| 0806 | 0450 | 1662 | | JNE | | THE MULE OF READ NEXT SECTOR . |
| 0807 | 045E | 1E04 | кенлкт | 5 B Z | - E L | LORN OFF TRIAF |
| | - 민무무렵♥ - 미너루순▲ | ▼1500 ▲1200 | | | | |
| 0200 | - 0405₹ 0360 | -1000 0450 | | F: | ♦₽1ù | SETURN |
| 0.0.00 | 0 - 0 0 | V T 200 | | - C | 1 T T + 17 | The second se |

Figure 32. Floppy Disk Control Program (Sheet 22 of 28)

•9

| | i i i | | <u>.</u> | | · · · | | | |
|--|----------------------|----------------------------|-------------|---|---|--|--|--|
| FLOPPY | DI SK | CONTROL | PPOGRA | 1 | | PAGE 0023 | | |
| 0810 | | | ***** | ***** | • | •••• | | |
| 0811 0812 | | | • • | COMM | AND CONTROL PROGRA | M: WRTHEX,WTASCI,WTDDTA | | |
| 0813 0814 0815 | | | • • | THE SE A SPE | E COMMANDI ENABLE ECIFIED NUMBER OF | THE OPERATOR TO WRITE SECTORS OF DATA BEGINNING | | |
| 0316 0817 0313 | | | * * * | AT THE | HE CURRENT TRACK A EP ASCII (WA) DR H ND COMMAND CAUSES | ND SECTOP LOCATION, IN EXADECIMAL (WD,WH) FORMAT. A DELETED DATA MARK TO | | |
| 0819 0820 0821 0822 | | | * * * | PRECEDE THE DATA, AND THE WA AND WH COMMANDS WRITE THE DATA MARK. IF THE ID FIELD OF ANY SECTOR IS NOT FOUND, AN EPROP IS | | | | |
| 0323 | | | • | | TED. | | | |
| 0824 0825 | | | • | ENTRY | / PARAMETERS: | P10 = RETURN ADDRESS R7 = COMMAND CHARACTERS | | |
| 0826 0827 0828 | | | • • | | | TO WPITE | | |
| 0829 | 0462 0464 0466 | 2 D320 000F1 000F5 | WRTDEL | MOVB | ∂DLDMPK•∂DTAFLD | LOAD DELETED DATA MARK | | |
| | 0326 | S♦♦04621 | | | | | | |
| $\begin{array}{c} 0830\\ 0831 \end{array}$ | 0468 | 3 10 046A1 | WRTHEX | JMP Equ | WRITE 1 | CONTINUE WH COMMAND ENTRY POINT | | |
| 0832 | 0364 0466 0460 | 000011 | MTASCI | MOVB | ₽DTMPK,∂DTAFLD | LOAD DATA MARK | | |
| | 0466 | : 80FF 2004684 | | | | | | |
| 0833 | 047(0468 |) 06C7 3◆◆1003 | WFITE | .3⊌PB | R7 | MOVE SECOND COMMAND | | |
| 0834 0835 | 0478 0472 | 80203 1 9100 | ♦ WRITLP | LI | ₽8,DTABUF | CHAPACTER TO LEFT BYTE LOAD DATA FIELD | | |
| 0836 | 0414 | | ٠ | | | IMAGE POINTER | | |
| 0837 | $0476 \\ 0478$ | 5 0200 3 0040 | | LI | R0•64 | REPEAT 64 TIMES | | |
| 0838 0839 | 0476 0470 | 9 04F8 C 0600 | MTLPL1 | OLP DEC | ◆ ₽8+ R0 | CLEAP DATA BUFFER | | |
| $0840 \\ 0841$ | 047E 048(0101 | E 16FD) 0208 | | _IHE ⊾I | WTLPL1 PS•DTABUF | LOAD DATA BUFFER POINTER | | |
| 0842 | 0456 0484 0486 | 1 9807 1 9807 1 0030 | | СB | ₽7•0ASCIIH | мн соммамра | | |
| 0843 0844 | 0498 0486 | 8 13 9 C10A | | JE0 M⊡M | 08TA3C ₽10∙84 | IF SO, PEAD ASCII STRING Save return address | | |
| 0845 | 0480 0486 | 020A | | LI | P10+WTBPDV | LOAD HPC2 DURADUTINE | | |
| 0346 0847 | 049(| 0209 | • | LI | P9.3 | RETURN ADDRESS LOAD LINE COUNT | | |
| 0348 | 0492 0494 0496 | : 0008 4 0206 5 0010 | WTHLP1 | LI | P6.16 | LOAD BYTE COUNT | | |

Figure 32. Floppy Disk Control Program (Sheet 23 of 28)

9◀

SUMMARY

TMS 9900 Floppy Disk Controller

| FLOPPY | DI BK | CONTROL | PPDGRAM | 1 | | PAGE 0024 |
|--------|--------|----------------------------|----------|------------|-----------------|--------------------------------|
| 0849 | 0498 | 3 2F00 | | NLIN | 0 | NEW LINE |
| 0850 | 049f | 9 2E98 | WTHEP2 | HRC2 | ◆R8 | READ BYTE |
| 0851 | 0490 | 0588 | | INC | R8 | INCREMENT BUFFER PDINTER |
| 0852 | 0498 | E 0606 | | DEC | R6 | DECREMENT BYTE COUNT |
| 0853 | 0480 |) 16FC | | JNE | WTHLP2 | IE NOT 0, READ NEXT BYTE |
| 0854 | 0468 | 2 0609 | | DEC | R9 | DECREMENT INE COUNT |
| 0855 | 04Ĥ4 | 16F7 | | INE | WTHEP1 | IE NOT 0. READ NEXT (INC |
| 0356 | 0486 | C284 | MIBRDY | MIN | P4. P10 | RESTARE RETURN ADDRESS |
| 0000 | 048F | . 0204 •●04864 | 0.120(27 | 103 | N T Y Y Y Y Y Y | REGIORE RETORN HDDRESS |
| 0057 | 0406 | | | шо | UTCRCD | CONTINUE |
| 0007 | 0400 | | untoto | ын- 1 т | DC. 100 | LIOT CUCROCTER CRUNT |
| 0626 | 0486 | 1 0205 | me tesc | L I | M09120 | COND CHARACIER COOM |
| | 04100 | | | | | |
| 0050 | 0466 | S ≠ ≠1310 S ⊃500 | | | • | |
| 06079 | 0406 | CFUU D FF FO | UTOSLO | DECH | 0 ●DO | DEAD CHARACTER |
| 0360 | 0480 |) 2F08 | WIHSCH | PEUV | TRO DEPO | REHD UHHRHUIEM |
| 0861 | 0466 | : 9818 | | C B | ◆RG+VESC | ESCHPE CHHRHUIER? |
| | 04184 | F 0083 | | | | |
| 0862 | 04 BE |) 13 | | JEU CE | | TH SOLVERN |
| 0863 | 0488 | 8 9838 | | ĽΒ | ◆BS++9BCHUP | UNU-FEINIHEFEN |
| | 048F | 1 0084 | | | | |
| 0864 | 04BC | 11 | | JLT | MICHCH | IF SO, END OF SECTOR |
| 0865 | 0488 | 0606 | | DEC | Hb. | DECREMENT CHARACTER COUNT |
| 0366 | 0400 |) 16F7 | | JNE | WTASLP | IF NOT 0, READ NEXT CHAP |
| 0867 | 0403 | 2 2E00 | MICROD | CRCD | 0 | GENERATE DATA FIELD CRC |
| | 0448 | 3 ◆ ◆100C | | | | |
| | 04BC | 01102 | | | | |
| 0868 | 0404 | 0209 | | LI | ея•ртныт | DICH DATA WRITE ADDRESS |
| | 0406 | 7FFE | | _ | | |
| 0868 | 0408 | 8 0208 | | LI | RS•DTAFLD | DATA FIELD IMAGE POINTER |
| _ | 0401 | 1 80FF | | | | |
| 0870 | 0400 | 5080 | | 10-0 | 0 | PEAD ID FIELD |
| 0871 | 0406 | 0200 | | | RU•16 | REPERT 16 TIMES |
| | 04D0 | 0010 | | | | |
| 0872 | 04 D 2 | 2 04D9 | WILPLS | CLP | €8 | WRITE LAST 16 BYTES OF |
| 0873 | | | • | | | ID GAP (FIPST BYTE SKIPPED FOP |
| 0874 | | | + | | | BYTE CYNCHRONIZATION) |
| 0875 | 04D4 | k 0600 | | DEC | P0 | |
| 0876 | 04D6 | 5 16FD | | JNE | WTLPL2 | |
| 0877 | 04D8 |) D838 | | MOVB | ◆문용++ 요법문돈비표 | WRITE DATA MARK |
| | 04DF | 1 7F8E | | | | |
| U878 | 0410 | 0200 | | LI | 90.130 | PEPEAT 130 TIMES |
| | 0416 | 2860 3 | | | | |
| 0879 | 04E0 |) D678 | WILPES | MDVB. | ◆PS++◆R9 | WRITE DATA FIELD |
| 0880 | 04E8 | 2 0600 | | DEC | RÛ | |
| 0881 | 04E4 | 16FD | | JHE | WTLPL3 | |
| 0382 | 0466 | 6409 | | CLP | ◆₽₽ | PEWRITE FIRST BYTE DF |
| 0883 | | | • | | | DATA GAP |
| 0884 | 04ES | 8 2D00 | | SINC | 0 | UPDATE SECTOR NUMBER |
| 0385 | 04EF | 1E04 | | 3BC | IEL | TURN DEE DRIVE |
| 0.836 | 04E0 | 0605 | | DEC | £5 | DECREMENT SECTOR COUNT |
| 0887 | 04EE | 1601 | | JNE | WRITLE | IF NOT 0, WRITE HEXT SECTOR |
| 0388 | 04F (|) 045A | MEITET | В | ◆R10 | ELJE, RETURN |
| | 0486 | * +1 310 | | | | |

Figure 32. Floppy Disk Control Program (Sheet 24 of 28)

| TMS 9900 |
|-------------|
| Floppy Disk |
| Controller |

| SUMMARY | 7 |
|---------|---|
|---------|---|

| FLOPPY | DISK | CONTROL | PROGRAM | 1 | | PAGE 0025 |
|--------------|-----------------------|------------------|-----------------|-------|--|---|
| 0890 | | | ****** | **** | ••••• | ••••• |
| 0891 | | | • | | | |
| 0892 | | | • | COMME | IND CONTROL PROGRAM | 1: FOPMAT |
| 0893 | | | • | | | |
| 0394 | | | • | THIE | COMMAND ENABLES TH | HE OPEPATOP TO FORMAT |
| 0895 | | | • | A NUM | IBER OF TRACKS BEGI | INNING AT THE CURPENT TRACK |
| 0896 | | | • | AND S | PECIFYING THE LAST | F TRACK. ALL GAPS, |
| 0897 | | | • | TRACK | ', ID, AND DATA MAR | RKS, AND TPACK AND |
| 0398 | | | • | SECTO | IR NUMBERS ARE WRIT | ITEN. THE DATA IN THE |
| 0899 | | | • | DATA | FIELDS IS ALL ZERD | DES. |
| 0900 | | | • | | | |
| 0901 | | | • | ENTRY | ' PARAMETERS: | P10 = RETURN ADDRESS |
| 5060 | | | • | | | |
| 0903 | 04F2 | 2DA0 | FORMAT | AXMT | PENDM3G | PRINT END MESSAGE |
| | 04F4 | 00941 | | | | |
| | 0320 | *♦04F21 | | | | |
| 0904 | 04F6 | 20A0 | | AMMT | JTKMSG | PRINT TRACK MESSAGE |
| | 04F3 | 008A1 | | | | |
| 0905 | 04F6 | D260 | | MOVE | JTKNUM,R9 | FETCH TRACK NUMBER |
| | 04FC | 80F8 | | | | |
| 0906 | 04FE | 2EC9 | | нхиз | R9 | PRINT TRACK NUMBER |
| 0907 | 0500 | 2E89 | | HRC2 | R9 | READ LAST TRACK NUMBER |
| 0908 | 0502 | 0289 | | C I | P9+77+256 | LEGAL VALUE? |
| | 0504 | 4D00 | | | | |
| 0909 | 0506 | 14 | | JHE | FPMTPT | IF NOT, RETURN |
| 0910 | 0508 | 8020 | | LI | R8,DTAFLD | LOAD DATA FIELD POINTER |
| | 0508 | 1 80FF | | | | |
| 0911 | 0500 | DE30 | | MOAB | DTMPK•◆P8+ | LOAD DATA MARK |
| | 050E | 00011 | | _ | . | |
| 0912 | 0510 | 00200 | | LΙ | F0,64 | PEPEHI 64 IIME. |
| | 0512 | 2 0040 | | | | A FOR BOTO N FEED |
| 0913 | 0514 | 04F8 | FFLPL1 | LLM | •KS+ | CTEMM DHIM ROFFEM |
| 0914 | 0516 | 0600 | | DEL | | |
| 0915 | 0518 | 16FD | | JULE | FFLPL1 | |
| 0916 | 0516 | 4 SE00 | | URUD | U | CHECULHIE THE UNC FUM THE |
| 0917 | | | ♦ | | and the second sec | DHIH FIELD |
| 0918 | 0510 | , 9809 | FEUICE | СВ | E.E • 9/1813/04 | LHIT THHEF LETT |
| | 0516 | 3088 | | | | THOM CHODENT TROCKS |
| 0919 | | | • | | | TE DE OETUEN |
| 0920 | 0520 | | | | | - IF LUN FEIUFN Noor Inition Speitor |
| 0921 | 0730 0 5 04 | 0208 | ⊢ ⊨n i 1 | | PS+ 100 | LUMD INTITAL SECTOR |
| 0000 | 0524 | 0100 | | | | 2011.0 |
| 0722 | 050 | 0.007 | • | L T | 57.750 0 05 | TACHE TEATAR BURGER |
| 0723 | 0026 |) UZU,) OOCO | | | FILLE BOF | CONDICCION DURREN |
| 0004 | 0020 | 5 8000 | • | | | RAINTER |
| 0724 | 05.00 | | | млинт | 60.3757NUM | - UINIER Nonate Jertio |
| 0920 | 0520 | 1 Dovo 1 Dovo | PRIDEC | nuve | Fe903201100 | or braile section |
| 003/ | 0020 | . oven | • | | | NUMBER |
| 0765 0407 | 65.24 | 2000 | • | CRCT | Û | CALCULATE CRC FOR IN FIRM |
| 0761 | 0.0446 | . ENCO 1 CREA | | MOV | | TAVE COL IN THEFER |
| 0.760 | 0500 | S SOFE | | , | | |
| 0929 | 0500 | 1 0222 | | яī | F8,1100 | INCREMENT RECTOR NUMBER |
| 0.7627 | 0534 | , occo ; 0100 | | | n an an an tar tar | |
| | - 1 | | | | | |

Figure 32. Floppy Disk Control Program (Sheet 25 of 28)

9∢

| FLOPPY | DISK | CONTROL | PROGRAM | 1 | | PAGE 0026 |
|--------------|--------------|------------------|---------|---------|----------------------------|-------------------------------|
| 0930 | 0538 0536 | 0288 | | $\in I$ | P8+27+256 | LAST RECTOR? |
| 0931 | 0530 | 16F6 | | UNE F | FRIDEL | IE MAT, REPEAT FOR |
| 0932 | | | • | | | NEXT SECTOR |
| 0433 | 053E | 0.207 | | έ Τ | SZ: SECRIE | I DAD SECTOR BUFFER |
| | 0540 | 8000 | | | | |
| 0934 | | | • | | | PRINTER |
| 0935 | 0542 | 0208 | | LI | RS•>100 | LOAD INITIAL SECTOR |
| | 0544 | 0100 | | | | |
| 0936 | | | • | | | NUMBER |
| 0937 | 0546 | 2040 | | DSON | 0 | TURN ON DRIVE |
| 0938 | 0548 | 0206 | FMINDX | LI | PS.DTAWT | DISK DATA WRITE |
| | 0546 | TEFE | | | | |
| 0939 | 0540 | 04E0 | | CLP | STHD:90T | WRITE O AT INDEX PULSE |
| | 054E | 7EEA | | | | |
| 0940 | 0550 | 0200 | | L I | P0:45 | REPEAT 45 TIMES |
| | 0553 | 062D | | | | |
| 0941 | 0554 | 0416 | FFLPL2 | CLR | *R6 | WRITE REST OF POST-INDEX |
| 0942 | | | • | | | GAP |
| 0943 | 0556 | 0600 | | DEC | P0 | |
| 0944 | 0558 | 16FD | | JNE | FFLPL2 | |
| 0945 | 0556 | D820 | | MOVE | @TKMRK,@TKMUT | WRITE TRACK MARK |
| | 0550 | 00D21 | | | | |
| | 0556 | 7F9E | | | | |
| 0946 | 0560 | 0050 | CECTUP | LI | P0.32 | PEPEAT 32 TIMED |
| | 0568 | 0020 | | | | |
| 0947 | 0564 | 0406 | FFLPL3 | CLP | ◆民伝 | WRITE 32 BYTE GAP |
| 0948 | 0566 | 0600 | | DEC | RO | |
| 0949 | 0568 | : 16FD | | JHE | FFLPL3 | |
| 0950 | 056F | 1 D820 | | MOVB | AT DUER • AUDIT | WRITE ID MARK |
| | 0560 | : 00D04 | | | | |
| | 0565 | 7F8E | | | | |
| 0951 | 0570 | 0580 | | MDVB | ƏTKNUM∍ ♦R6 | WRITE TRACK NUMBER |
| | 0578 | 80F8 | | | | |
| 0952 | 0574 | D580 | | MUVE | F12++K6 | WRITE SECOND BYTE |
| 0953 | 0576 | 0588 | | MOAR | HG∮♦K6 | WRITE SECTOR NUMBER |
| 0954 | 0575 | 0229 | | нΙ | 88,>100 | INCREMENT SECTOR NUMBER |
| 00FF | 0576 | 0100 | | MELLIN | 843 .854 | |
| 0900 | 0570 | . DOSC . DEDD | | MEAR | ×D3. ×D4 | WHITE FOURTH BYTE |
| 0705 | 0076 | DOB7 | | MENT | | WAITE CRUI |
| 0707 | 0080 | 0000 | | THUME | ₩#(† 1₩85 D0.17 | NELLE LELE Dedeat 17 times |
| 0906 | 0000 | 0200 | | | | REFERINTY TIMES |
| 0050 | 0004 | 0011 | CELDUA | CL D | ▲ D.C | HOITE IN GOD |
| 0707 | 0000 | , 0400 10600 | FFLFL4 | DEC | *ro 20 | WEITE ID GHE |
| 0.961 | 0586 | 16500 1650 | | INE | EFIDIA | |
| 0001 | 0580 | | | I T | 64,0TAFLD | юал рата втего |
| | 059E | SOFE | | u. 1 | r i san litit hada | |
| 0963 | an an an be | | • | | | IMAGE POINTER |
| 11964 | 0596 | 0.0834 | | MOVE | ◆P4+•@MENUT | WPITE DATA MARK |
| ~~~ ` | 0598 | 7F8E | | | | |
| 0965 | 0594 | 0200 | | LI | R0,130 | REPEAT 130 TIMES |
| | 0596 | 0082 | | | | |
| 0966 | 0598 | D584 | FFLPL5 | MOVE | ◆₽4+,◆₽6 | WRITE DATA AND CPC |
| 0967 | 0596 | 0600 | | DEC | P0 | |

Figure 32. Floppy Disk Control Program (Sheet 26 of 28)

| FLOPPY | DISK | CONTROL | PPOGRAM | 1 | | PAGE | 0027 |
|--------|-------|-------------------|---------|--------------|---------------------|----------|---|
| 0968 | 0590 | 16ED | | INF | FFI PI 5 | | |
| 0969 | 0596 | 0406 | | CL R | ◆R6 | NETTE | PAD BYTE |
| 0970 | 0580 | 0.288 | | Ω Ξ . | R8.>27+256 | LACT | BYTE? |
| 021.0 | 0582 | 2700 | | ~ - | 1077617655 | E | 2112 |
| 0921 | 0584 | 1600 | | INE | FETTE | IF H | T, EDRMAT NEXT SECTOR |
| 0972 | 0586 | 1022 0406 | PRETUR | CL R | ◆RE | WRITE | PRE-INDEX GAP |
| 0972 | 0568 | 1604 | | TE | INDEX | UNTI | INDEX |
| 0974 | 0588 | 1660 | | INE | PRETLE | PHUSE | DCCURS: |
| 0975 | 0580 | 2E40 | | TINC | 0 | TEP | HEAD TO NEXT TRACK |
| 0976 | 0566 | 1086 | | IMP | FRMTUP | FORME | T NEXT TRACK |
| 0977 | 0580 | 1E04 | FRMTRT | SBZ | SEL | TURN | DEE DRIVE |
| 0.511 | 0506 | ++1454 | | | | | |
| | 0520 | ++1147 | | | | | |
| 0978 | 0582 | 0458 | | в | ♦R10 | RETUR | ท |
| 0979 | | | ****** | ***** | | ***** | • |
| 0980 | | | + | | | | |
| 0981 | | | • | COMME | AND CONTROL PROGRAM | 4: E> | ECUT |
| 0982 | | | • | | | | |
| 0983 | | | • | THIS | COMMAND ENABLES TH | HE OPE | PATOR TO BEGIN |
| 0984 | | | • | EXECU | JTION OF A PROGRAM | AT AN | Y LOCATION |
| 0985 | | | • | IN ME | EMORY. | | |
| 0986 | | | • | | | | |
| 0987 | | | • | ENTRY | C PARAMETERS: | KS = | ENTRY PUTNI |
| 0988 | | 0450 | • | . | + DO | вроме | U TO ENTRY DELNT |
| 0989 | 0323 | F 0406 A≜05747 | EXECUT | Б | ▼K⊖ | DRINIC | |
| 0990 | 0000 | .**UJB4 | ****** | ***** | | ***** | |
| 0991 | | | • | | | | |
| 0992 | | | • | COMM | AND CONTROL PROGRAM | 1: Eh | ITEP |
| 0993 | | | + | | | | |
| 0994 | | | + | THII | COMMAND ENABLES T | HE OPE | FRATOR TO ENTER |
| 0995 | | | + | DATA | INTO SEQUENTIAL ME | EMORY | LOCATIONS. |
| 0996 | | | + | | | | |
| 0997 | | | + | CALL | ING PARAMETERS: | R8 = | BEGINNING MEMORY |
| 0998 | | | + | | | | LOCATION |
| 0999 | | | + | | | | |
| 1000 | 05B6 | 90209 | ENTER | ĹΙ | P9•8 | соно | BYTE COUNT |
| | 05B8 | 3 0008 ofb:// | | | | | |
| 1001 | 0.330 |)++UDB6) | | | 0 | иса т | THE |
| 1001 | 0006 | 1 2F00 1 3ECO | | ULTU DUMO | | DOTN | .INE Гетвот буте пе аппреск |
| 1002 | 0.500 | , 2500 : 0609 | | TUPE | | - SEVER | NE BAIEL DIRE DE EDMEEUS NE BAIEL |
| 1005 | 0500 | 1 2580 | | - MIT | ABACKIP | BACKS | PACE |
| 1004 | 0503 | 00871 | | | a contract of the | 100 C | |
| 1005 | 0504 | 2EC8 | | HSM2 | PS | PRINT | SECOND BYTE OF ADDRESS |
| 1006 | 0506 | 0608 | | DUP'E | Pa | PESTO | IPE BYTES |
| 1007 | 0508 | 8 2ED8 | ENTLP | HXM2 | ◆PS | PRINT | MEMORY CONTENTS |
| 1008 | 05CF | H 2E98 | | HPC2 | ◆R8 | PEAD | AND STORE NEW VALUE |
| 1009 | 0500 | 0588 | | INC | R3 | UPDAI | TE ADDRESS POINTER |
| 1010 | 05CE | 0609 | | DEC | F'9 | DECPE | EMENT BYTE COUNT |
| 1011 | 0500 |) 13F2 | | JEO | ENTER | IF D. | NEW LINE |
| 1012 | 05Da | 2 10FA | | JME | ENTLP | ELIE | FETCH NEXT BYTE |

Figure 32. Floppy Disk Control Program (Sheet 27 of 28)

9

TMS 9900 Floppy Disk Controller

| FLOPPY | DISK | сантеас | PPDGRA | 1 | | PAGE 0028 | |
|--------|--------|-------------------|----------|----------------|---------------------|--|--|
| 1014 | | | ****** | | | | |
| 1015 | | | • | | | | |
| 1016 | | | • | COMME | AND CONTROL PROGRAM | M: DUMP | |
| 1017 | | | • | | | | |
| 1018 | | | • | THIS | COMMAND ENABLES T | HE OPERATOR TO | |
| 1019 | | | • | DISPL | AY THE CONTENTS D | F MEMORY IN | |
| 1020 | | | • | HEXAI | DECIMAL FORMAT. | | |
| 1021 | | | • | | | | |
| 1022 | | | • | CALLI | ING PAPAMETERI: | P8 = BEGINNING | |
| 1023 | | | • | | | ADDRESS | |
| 1024 | | | + | | | | |
| 1025 | 0504 | C248 | DUMP | MDV | F8.F9 | LDAD DEFAULT END | |
| | 0326 | €++05D44 | | | | | |
| 1026 | | | • | | | ADDRESS | |
| 1027 | 05De | 2E89 | | HPC2 | RÐ | READ FIRST BYTE OF | |
| 1028 | | | • | | | END ADDRESS | |
| 1029 | 05D8 | 3 0609 | | SMPB | R9 | SAVE IN RIGHT BYTE | |
| 1030 | 05 DF | 9 2FA0 | | RWIT | ØBACKSP | BACKSPACE | |
| | 05 D0 | 00871 | | | | | |
| 1031 | 05DE | 2E89 | | HPC2 | P9 | PEAD JECOND BYTE OF | |
| 1032 | | | • | | | END ADDRESS | |
| 1033 | 05E(|) 0609 | | CINPE | P9 | SWAP BYTES | |
| 1034 | 0563 | 2 2F00 | DUMPLP | NEIN | 0 | NEW LINE | |
| 1035 | 05E4 | 1 0207 | | LI | R7,16 | LDAD BYTE COUNT | |
| | 05E6 | 5 0010 | | | | | |
| 1036 | 05E8 | 8 2EC8 | | H. MS | 88 | PRINT FIRCT BYTE OF ADDRESS | |
| 1037 | 05EF | 9 0608 | | SINDE | RB | REVERSE BYTES | |
| 1038 | 05E0 | 2FA0 | | TIMU | ØBACKSP | BACKSPACE PRINTEP | |
| | 0566 | 5 00874 | | | | | |
| 1039 | 05F(| 803S (| | H: ME | RS | PRINT SECOND BYTE OF HDDRESS | |
| 1040 | 05Fa | 2 0608 | | SUPB | H 8 | CURRECT HUDRESS | |
| 1041 | 05F4 | ELD8 | DMPLP1 | HXME | • P 2 | PRINT MEMORY CUNTENTS | |
| 1042 | 0566 | \$ 8209 | | L | F.H.F.B. | CORRENT HOURENS = EHST Second | |
| 1043 | | | * | | RINEST | HUUFELL | |
| 1044 | 0588 | 3 13 | | JEU | DOWERT | IF SUN METURN Internet opposite | |
| 1045 | 0566 | 4 0588 | | 190 | | INCREMENT HUDRELT | |
| 1046 | 0580 | . 0607 | | UEL | | DECREMENT BYTE COUNT | |
| 1047 | 00FE | L IPH | | ONE | DMPLP1 | IF MULLON METHICHEXT | |
| 1048 | | | • | T F . | * v. | BITE Reference | |
| 1049 | 0501 | 1 1F00 | | 115 117 - 5 | PLUI | TE NOT DOINT NEWT LINE | |
| 1050 | 0502 | 1 15EF | TH MED T | JEW D | DONFLF AG10 | IF HUIS FEINN HEAN LIME FREE SETUON | |
| 1051 | 0504 | E UHDH Saatoor | DONER! | Б | | CLICE METORY | |
| 1050 | U JE C | >▼₹1303 | | END | | | |
| 1000 | | | | -110 | | | |

0000 EPPDP3

ADM TERMS T

•9

Figure 32. Floppy Disk Control Program (Sheet 28 of 28)